# Differential-to-LVCMOS/LVTTL Fanout Buffer w/Divider and Glitchless Switch

DATASHEET

# **General Description**


The ICS870S208 is a low skew, eight output LVCMOS / LVTTL Fanout Buffer with selectable divider. The ICS870S208 has two selectable inputs that accept a variety of differential input types. The device provides the capability to suppress any glitch at the outputs of the device during an input clock switch to enhance clock redundancy in fault tolerant applications. The low impedance LVCMOS outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 8 to 16 by utilizing the ability of the outputs to drive two series terminated lines. The divide select inputs, DIV\_SELA and DIV\_SELB, control the output frequency of each bank. The output banks can be independently selected for  $\div 1$  or  $\div 2$  operation. The output enable pins assigned to each output, support enabling and disabling of each output individually.

The ICS870S208 is characterized at full 3.3V and 2.5V, and mixed 3.3V/2.5V output operating supply modes. Guaranteed output and part-to-part skew characteristics make the ICS870S208 ideal for high performance, single ended applications.


#### **Features**

- Eight LVCMOS/LVTTL outputs, (2 banks of 4 outputs)
   Each output has individual synchronous output enable
- Two selectable differential CLKx, nCLKx inputs
- Dual differential input pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL
- Maximum output frequency: 250MHz
- Selectable ÷1 or ÷2 operation
- Glitchless output behavior during input switch
- Output skew: 120ps (maximum), 3.3V
- Bank skew: 65ps (maximum), 3.3V
- Supply modes: Core/Output 3.3V/3.3V 2.5V/2.5V 3.3V/2.5V
- 0°C to 70°C ambient operating temperature
- · Lead-free (RoHS 6) packaging

# **Block Diagram**



# **Pin Assignment**



ICS870S208
32-Lead VFQFN
5mm x 5mm x 0.9mm package body
3.15mm x 3.15mm EPad Size
K Package
Top View



# **Pin Descriptions and Characteristics**

**Table 1. Pin Descriptions** 

Number	Name	Ту	/pe	Description
1	DIV_SELB	Input	Pulldown	Controls frequency division for Bank B outputs. LVCMOS / LVTTL interface levels.
2	CLK0	Input	Pulldown	Non-inverting differential clock input.
3	nCLK0	Input	Pullup	Inverting differential clock input.
4	$V_{DD}$	Power		Power supply pin.
5	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1 inputs, When LOW, selects CLK0, nCLK0 inputs. LVCMOS / LVTTL interface levels.
6	CLK1	Input	Pulldown	Non-inverting differential clock input.
7	nCLK1	Input	Pullup	Inverting differential clock input.
8	DIV_SELA	Input	Pulldown	Controls frequency division for Bank A outputs. LVCMOS / LVTTL interface levels.
9, 16, 25, 32	GND	Power		Power supply ground.
10, 11, 30, 31	QA0, QA1, QA3, QA2	Output		Single-ended Bank A clock outputs. LVCMOS / LVTTL interface levels.
12, 29	$V_{DDOA}$	Power		Output supply pins for Bank A outputs.
13, 28	$V_{DDOB}$	Power		Output supply pins for Bank B outputs.
14, 15 26, 27	QB0, QB1, QB3, QB2	Output		Single-ended Bank B clock outputs. LVCMOS / LVTTL interface levels.
17	OE_A0	Input	Pullup	Output enable for QA0 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
18	OE_A1	Input	Pullup	Output enable for QA1 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
19	OE_A2	Input	Pullup	Output enable for QA2 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
20	OE_A3	Input	Pullup	Output enable for QA3 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
21	OE_B0	Input	Pullup	Output enable for QB0 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
22	OE_B1	Input	Pullup	Output enable for QB1 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
23	OE_B2	Input	Pullup	Output enable for QB2 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.
24	OE_B3	Input	Pullup	Output enable for QB3 output. Active HIGH. If OE pin is LOW, outputs will drive in high-impedance. See Table 3. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



**Table 2. Pin Characteristics** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
C <sub>IN</sub> Ir  C <sub>PD</sub> P  C  R <sub>PULLUP</sub> Ir  R <sub>PULLDOWN</sub> Ir	5 5: : ::	$V_{DD} = V_{DDOA, B} = 3.465V$		8		pF
	Power Dissipation Capacitance (per output)	$V_{DD} = V_{DDOA, B} = 2.625V$		7		pF
	Capacitance (per conpar)	$V_{DD} = 3.465V, V_{DDOA, B} = 2.625V$		7		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			50		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			50		kΩ
R <sub>OUT</sub>	Output Impedance			15		Ω

# **Function Tables**

**Table 3. Output Enable Function Table** 

Control Inputs	Outputs
OE_x [0:3]	QA[0:3], QB[0:3]
0	High-Impedance
1 (default)	Active

NOTE: Where x = A or B.



## **Function Description**

#### **Two Valid Clocks**

The ICS87S0208 has a glitch free input mux that is controlled by the CLK\_SEL pin. It is designed to switch between 2 input clocks whether running or not. In the case where both clocks are running, when CLK\_SEL changes, the output clocks go low after one cycle of

the output clock (nominally). The outputs then stay low for one cycle of the new input clock (nominally) and then begin to follow the new input clock. This is shown in *Figure 1A*.




Figure 1A. CLK\_SEL Timing Diagram

When DIV\_SEL changes, the part waits for the output to complete the cycle of the selected divider then changes seamlessly to the new divider.




Figure 1B. DIV\_SELx Timing Diagram

When an output enable pin is pulled low, the part waits for the output to complete its period, then transitions to an High-Impedance state. When output enable is asserted, the output transitions from a

High-Impedance to a low state to ensure a clean rising edge of the first output clock.




Figure 1C. OEx Timing Diagram



### **Bad Input Clock**

An internal timer monitors the state of both input clocks. If a clock is stopped (stuck high or low for over approximately 200ns), its internal input bad flag is set and the part will perform as depicted in the following diagrams. If the clock is restored, the internal input bad detector waits for 4 full clock periods before clearing the input bad flag and returning to normal operation.

If the selected input clock goes bad (stuck high or low for over approximately 200ns), an internal input bad flag is set. When the input bad flag is set, the output goes low until the next valid clock event. If the selected clock is restored, the input bad detector waits 4 full clock periods before clearing the flag and returning to normal operation. If CLK\_SEL is changed to select a valid input clock, the output will stay low for one full period of the new input clock, then return to normal operation.




Figure 1D. CLK SEL with Bad Input Timing Diagram

If the selected input clock goes bad (stuck high or low for over approximately 200ns), an internal input bad flag is set. When the input bad flag is set, the output goes low until the next valid clock

event. If DIV\_SEL is changed, the output will transition from the low state following the selected divide when a valid input clock is restored.




Figure 1E. DIV SELx with Bad Input Timing Diagram

If the input bad flag has been set (The input has been stuck high or low for over approximately 200ns), and OEx is pulled low, the output will immediately go to a High-Impedance state. If the clock is restored

while the OEx is low, the output will transition from the High-Impedance to a low state to ensure a clean rising edge of the first output clock when the Oex is pulled high again.




Figure 1F. OEx with Bad Input Timing Diagram



# **Switch During an Input Bad Detect**

If a CLK\_SEL, DIV\_SEL, or OE event happens after a clock has stopped, but before the input bad flag has been set (during the ~200ns detect period) the output change will not take effect until the internal bad flag has been set. The output will go low after the input

bad flag is set and follow the second period of the new clock input. Although no glitches will occur, due to the unknown state of the failing clock, a transition may take up to 1us to execute.




Figure 1G. CLK SEL with Bad Input Timing Diagram



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDOA, B</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	42.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

#### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	٧
V <sub>DDOA</sub> , V <sub>DDOB</sub>	Output Supply Voltage		3.135	3.3	3.465	٧
I <sub>DD</sub>	Power Supply Current				80	mA
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Output Supply Current	No Load			1	mA

## Table 4B. Power Supply DC Characteristics, $V_{DD} = V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ , $T_A = 0$ °C to 70°C

		, DD DDON DDOD	, ,,			
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>DDOA</sub> , V <sub>DDOB</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				80	mA
I <sub>DDOA,</sub> I <sub>DDOB</sub>	Output Supply Current	No Load			1	mA

## Table 4C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ , $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>DDOA</sub> , V <sub>DDOB</sub>	Output Supply Voltage		2.375	2.5	2.625	٧
I <sub>DD</sub>	Power Supply Current				80	mA
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Output Supply Current	No Load			1	mA



Table 4D. LVCMOS/LVTTL DC Characteristics,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	togo	V <sub>DD</sub> = 3.3V ± 5%	2.2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	input night voi	laye	V <sub>DD</sub> = 2.5V ± 5%	1.7		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volt	2000	$V_{DD} = 3.3V \pm 5\%$	-0.3		0.8	V
VIL.	input Low Voit	aye	V <sub>DD</sub> = 2.5V ± 5%	-0.3		0.7	V
I <sub>IH</sub>	Input	CLK_SEL, DIV_SELA, DIV_SELB	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μА
IIH High Curre	High Current	OE_A[0:3], OE_B[0:3]	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			10	μΑ
I <sub>IL</sub>	Input Low Current	CLK_SEL, DIV_SELA, DIV_SELB	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μА
	Low Current	OE_A[0:3], OE_B[0:3]	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
V.	, Output High V	oltage;	V <sub>DDOA, VDDOB</sub> = 3.465V	2.6			V
V <sub>OH</sub>	NOTE 1		V <sub>DDOA, VDDOB</sub> = 2.625V	1.8			V
V <sub>OL</sub>	Output Low Vo	oltage;	V <sub>DDOA, VDDOB</sub> = 3.465V or 2.625V			0.55	V

NOTE 1: Outputs are terminated with  $50\Omega$  to  $V_{DDOA,\ B}/2$ . See Parameter Measurement section, Load Test Circuit diagrams.

Table 4E. Differential DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
 	Input	nCLK0, nCLK1	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			10	μА
IIH	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μА	
	Input	1	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μА
I <sub>IL</sub>	Low Current	· ·	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
V <sub>PP</sub>		Voltage;		0.15		1.3	V
V <sub>CMR</sub>	Common Mod Voltage; NOT	•		GND + 0.5		V <sub>DD</sub> – 0.85	V

NOTE 1:  $V_{IL}$  should not be less than -0.3V. NOTE 2: Common mode input voltage is defined as  $V_{IH}$ .



#### **AC Electrical Characteristics**

Table 5A. AC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\% = T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency Propagation Delay; NOTE 1					250	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1			2.3		3.8	ns
tsk(o)	Output Skew; NOTE 2, 3					120	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					225	ps
tsk(b)	Bank Skew;	QA[0:3], nQA[0:3]				65	ps
isk(D)	NOTE 3, 5	QB[0:3], nQB[0:3]				60	ps
$t_R / t_F$	Output Rise/F	all Time	20% to 80%	150		600	ps
t <sub>EN</sub>	Output Enable	e Time; NOTE 6				10	ns
t <sub>DIS</sub>	Output Disable	e Time; NOTE 6				10	ns
odc	Output Duty C	Cycle		45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE 1: Measured from the differential input crosspoint to V<sub>DDOA, B</sub>/2 of the output.
- NOTE 2: Defined as between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOA, B</sub>/2.
- NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOA, B}/2$ .
- NOTE 5: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.
- NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 5B. AC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency Propagation Delay; NOTE 1 Output Skew; NOTE 2, 3 Part-to-Part Skew; NOTE 3, 4 Bank Skew; NOTE 3, 4 Bank Skew; QA[0:3], nQA[0:3] NOTE 3, 5 QB[0:3], nQB[0:3] Output Rise/Fall Time					250	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1			2.4		4.0	ns
tsk(o)	, , ,					135	ps
tsk(pp)	Part-to-Part S	kew; NOTE 3, 4				225	ps
tals/la)	Bank Skew;	QA[0:3], nQA[0:3]				70	ps
tsk(b)	NOTE 3, 5	QB[0:3], nQB[0:3]				60	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/F	all Time	20% to 80%	150		600	ps
t <sub>EN</sub>	Output Enable	e Time; NOTE 6				10	ns
t <sub>DIS</sub>	Output Disable	e Time; NOTE 6				10	ns
odc	Output Duty C	Sycle		44		56	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE 1: Measured from the differential input crosspoint to V<sub>DDOA, B</sub>/2 of the output.
- NOTE 2: Defined as between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOA, B</sub>/2.
- NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOA,\ B}/2$ .
- NOTE 5: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.
- NOTE 6: These parameters are guaranteed by characterization. Not tested in production.



**Table 5C. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C


Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency					250	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1			2.5		4.1	ns
tsk(o)	Output Skew;	NOTE 2, 3				140	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4					225	ps
4=1:/ =\	Bank Skew;	QA[0:3], nQA[0:3]				70	ps
tsk(b)	NOTE 3, 5	QB[0:3], nQB[0:3]				60	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/F	all Time	20% to 80%	150		600	ps
t <sub>EN</sub>	Output Enable	Time; NOTE 6				10	ns
t <sub>DIS</sub>	Output Disable	e Time; NOTE 6				10	ns
odc	Output Duty C	cycle		40		60	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


- NOTE 1: Measured from the differential input crosspoint to V<sub>DDOA, B</sub>/2 of the output.
- NOTE 2: Defined as between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOA, B</sub>/2.
- NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOA, B}/2$ .
- NOTE 5: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.
- NOTE 6: These parameters are guaranteed by characterization. Not tested in production.




# **Parameter Measurement Information**




3.3V Output Load Test Circuit




2.5V Output Load Test Circuit




3.3V Core/2.5V Output Load Test Circuit



**Differential Input Level** 




**Output Skew** 




Part-to-Part Skew




# **Parameter Measurement Information, continued**






#### **Bank Skew**



**Propagation Delay** 



Output Duty Cycle/Pulse Width/Period

**Output Rise/Fall Time** 



# **Applications Information**

#### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLKx and nCLKx can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLKx to ground.

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Outputs:**

#### **LVCMOS Outputs**

All unused LVCMOS output can be left floating. There should be no trace attached.

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



#### **Differential Clock Input Interface**

The CLKx /nCLKx accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 3A to 3E* show interface examples for the CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult

with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 3A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS870S208. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS870S208 is the sum of the core power plus the analog power plus the power dissipated due to into the load. The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD\ MAX} * I_{DD} = 3.465V *80mA = 277.2mW$
- Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{DD}/2$  Output Current  $I_{OUT} = V_{DD~MAX} / [2 * (50\Omega + R_{OUT})] = 3.465 V / [2 * (50\Omega + 15\Omega)] = 26.7mA$
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> = 15 $\Omega$  \* (26.7mA)<sup>2</sup> = **10.69mW per output**
- Total Power (R<sub>OUT</sub>) = 10.69mW \* 8 = 85.52mW

#### **Dynamic Power Dissipation at 250MHz**

```
Power (250MHz) = C_{PD} * Frequency * (V_{DD})^2 = 8pF * 250MHz * (3.465V)^2 = 24mW per output Total Power (250MHz) = 24mW * 8 = 192mW
```

#### **Total Power Dissipation**

- Total Power
  - = Power (core)<sub>MAX</sub> + Power (R<sub>OUT</sub>) + Power (250MHz)
  - = 277.2mW + 85.52mW + 192mW
  - = 554.72mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 42.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.555\text{W} *42.7^{\circ}\text{C/W} = 93.7^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance $\theta_{JA}$ for 32 Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	42.7°C/W	37.3°C/W	33.5°C/W		



# **Reliability Information**

# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead VFQFN

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	42.7°C/W	37.3°C/W	33.5°C/W		


## **Transistor Count**


The transistor count for ICS870S208 is: 2788




# **Package Outline and Package Dimensions**

Package Outline - K Suffix for 32 Lead VFQFN







There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type C: Mouse bite on the paddle (near pin 1)

**Table 8. Package Dimensions** 

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
N	32					
Α	0.80		1.00			
A1	0		0.05			
А3	0.25 Ref.					
b	0.18	0.25	0.30			
N <sub>D</sub> & N <sub>E</sub>			8			
D&E	5.00 Basic					
D2 & E2	3.0		3.3			
е	0.50 Basic					
L	0.30	0.40	0.50			

Reference Document: JEDEC Publication 95, MO-220

NOTE: The package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pin-out are shown on the front page. The package dimensions are in Table 8.



# **Ordering Information**

# **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
870S208BKLF	ICS870S208BL	"Lead-Free" 32 Lead VFQFN	Tray	0°C to 70°C
870S208BKLFT	ICS870S208BL	"Lead-Free" 32 Lead VFQFN	Tape & Reel	0°C to 70°C



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/