## Memory FRAM

# 4 M (512 K $\times$ 8) Bit Quad SPI

# MB85RQ4ML

#### **■ DESCRIPTION**

MB85RQ4ML is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 524,288 words  $\times$  8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RQ4ML adopts the Quad Serial Peripheral Interface (QSPI) which can realize a high bandwidth such as Read and Write at 54 MB/s using four bi-directional pins (Quad I/O).

The MB85RQ4ML is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85RQ4ML can be used for 10<sup>13</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM. MB85RQ4ML does not take long time to write data like Flash memories or E<sup>2</sup>PROM.

MB85RQ4ML is able to write data at a high bandwidth without any waiting time and fits perfectly into Networking, Gaming, Industrial computing, Camera, RAID controllers, etc.

#### **■ FEATURES**

• Bit configuration : 524,288 words × 8 bits

Serial Peripheral Interface : SPI (Serial Peripheral Interface) / Quad SPI

Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)

• Write supports : Single data input / Quad data input / Quad address and data input /

QPI mode

• Read supports : Single data output / Fast single data output / Fast quad data output /

Fast quad address input and data output / QPI mode / XIP mode

• Operating frequency : 108 MHz (Except normal READ command)

• High endurance : 10<sup>13</sup> Read/Write per byte

Data retention
 : 10 years (+85 °C), 95 years (+55 °C), over 200 years (+35 °C)

• Operating power supply voltage : 1.7 V to 1.95 V (Single power supply)

Power consumption : Operating power supply current 20.0 mA (Typ@Quad I/O 108 MHz)

Standby current 70  $\mu A$  (Typ), 400  $\mu A$  (Max)


Operation ambient temperature range : -40 °C to +85 °C

• Package : 16-pin plastic SOP (FPT-16P-M24)

RoHS compliant



#### **■ PIN ASSIGNMENT**




#### **■ PIN FUNCTIONAL DESCRIPTIONS**

Pin No.	Pin Name	Functional description
7	<u>CS</u>	Chip Select pin This is an input pin to make chips select. When $\overline{CS}$ is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When $\overline{CS}$ is "L" level, device is in select (active) status. $\overline{CS}$ has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin via a resistor.
9	WP (IO2)	Write Protect pin except in Quad SPI mode This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN bit of the status register. See "■ WRITING PROTECT" for detail. (Serial Data Input Output 2 in Quad SPI mode)
1	HOLD (IO3)	Hold pin except in Quad SPI mode This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become "don't care". While the hold operation, CS has to be retained "L" level. (Serial Data Input Output 3 in Quad SPI mode)
16	SCK	Serial Clock pin This is a clock input pin to input/output serial data. Inputs data are latched synchronously to a rising edge, Outputs data occur synchronously to a falling edge.
15	SI (IO0)	Serial Data Input pin except in Quad SPI mode This is an input pin of serial data. This inputs op-code, addresses and writing data. (Serial Data Input Output 0 in Quad SPI mode)
8	SO (IO1)	Serial Data Output pin except in Quad SPI mode This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby. (Serial Data Input Output 1 in Quad SPI mode)
2	VDD	Supply Voltage pin
10	VSS	Ground pin


<sup>\*</sup> When using Quad SPI mode instructions, the SI, SO, WP and HOLD pins become bidirectional IO0, IO1, IO2 and IO3 pins.

#### **■ BLOCK DIAGRAM**



#### **■ SPI MODE**

 $MB85RQ4ML\ corresponds\ to\ the\ SPI\ mode\ 0\ (CPOL=0,CPHA=0)\ ,\ and\ SPI\ mode\ 3\ (CPOL=1,CPHA=1)\ .$ 



#### ■ SERIAL PERIPHERAL INTERFACE (SPI)

#### • SPI

MB85RQ4ML works as a slave of SPI. SPI uses the SI serial input pin to write op-code, addresses or data to the device on the rising edge of SCK. The SO serial output pin is used to read data or status register from the device on the falling edge of SCK.

#### • Quad SPI

MB85RQ4ML works as a slave of Quad SPI. MB85RQ4ML supports Quad SPI mode using the "FRQO", "FRQAD", "WQD" and "WQAD" commands, QPI mode using the "EQPI" and "DQPI" commands and XIP mode. When using Quad SPI mode instructions, the SI, SO, WP and HOLD pins become bidirectional IO0, IO1, IO2 and IO3 pins.

#### **■ STATUS REGISTER**

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memory (FRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6	QPI	QPI mode bit This is a volatile bit and "0" after power-on and defines QPI mode enabled/disabled.  1 = QPI mode enabled, set by the EQPI command 0 = QPI mode disabled, reset by the DQPI command The QPI bit cannot be changed with the WRSR command. Reading with the RDSR command is possible.
5	LC1	LC (Latency Control) mode bit These are bits composed of nonvolatile memories. These define number of dummy cycles for the FRQO and FRQAD com-
4	LC0	mands (refer to "■ LC Mode").  Writing with the WRSR command and reading with the RDSR command are possible.
3	BP1	Block Protect These are bits composed of nonvolatile memories. These define size of write protect block for the WRITE, WQD and WQAD commands (refer to
2	BP0	" BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This is a volatile bit and "0" after power-on and indicates FRAM Array and status register are writable.  1 = writable, set by the WREN command 0 = unwritable, reset by the WRDI command With the RDSR command, reading is possible but writing is impossible with the WRSR command. WEL is reset after the following operations.  After power-on.  After the WRDI command recognition.  At the rising edge of CS after WRSR command recognition. At the rising edge of CS after WQD command recognition. At the rising edge of CS after WQD command recognition. At the rising edge of CS after WQD command recognition.
0	0	This is a bit fixed to "0".

#### **■** OP-CODE

MB85RQ4ML accepts 8 kinds of SPI Mode command, 4 kinds of Quad SPI Mode command and 2 kinds of QPI Mode command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If  $\overline{\text{CS}}$  is risen while inputting op-code, the command are not performed.

Mode	Name	Description	Op-code	Max Freq. (MHz)	QPI	XIP
	WREN	Set Write Enable Latch	0000 0110в	108	Yes	No
	WRDI	Reset Write Enable Latch	0000 0100в	108	Yes	No
	RDSR	Read Status Register	0000 0101в	108	Yes	No
SPI	WRSR	Write Status Register	0000 0001в	108	No	No
SFI	READ	Read	0000 0011в	40	No	No
	WRITE	Write	0000 0010в	108	No	No
	RDID	Read Device ID	1001 1111в	108	No	No
	FSTRD	Fast Read Memory Code	0000 1011в	108	No	Yes
	FRQO	Fast Read Quad Output	0110 1011в	108*	No	Yes
Quad	FRQAD	Fast Read Quad Address and Data	1110 1011в	108*	Yes	Yes
SPI	WQD	Write Quad Data	0011 0010в	108	No	No
	WQAD	Write Quad Address and Data	0001 0010в	108	Yes	No
QPI	EQPI	Enable QPI mode	0011 1000в	108	No	No
QFI	DQPI	Disable QPI mode	1111 1111в	108	Yes	No

<sup>\*:</sup> The frequency when the number of dummy cycles is default value of 6 (see "■ LC MODE").

#### Notes

- 1. "Yes": Commands are supported in this mode, "No": Commands are not supported.
- 2. FRQAD command cannot be issued as 1st command after power-on. Any other command shall be issued at least once before FRQAD command.
- 3-1. Single Input Address (3bytes)

SI= X, X, X, X, A18, A17, A16, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0 (Upper 5bit = any)

3-2. Quad Input Address (3bytes)

IO0=X, A16, A12, A8, A4, A0

IO1=X, A17, A13, A9, A5, A1

IO2=X, A18, A14, A10, A6, A2

IO3=X, X, A15, A11, A7, A3

(Upper 5bit = any)

4-1. Single I/O Data

SI (or SO)=D7, D6, D5, D4, D3, D2, D1, D0

4-2. Quad I/O Data

IO0=D4, D0

IO1=D5, D1


IO2=D6, D2

IO3=D7, D3


#### **■ COMMAND**

#### • WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR, WRITE, WQD and WQAD commands) . The maximum clock frequency for the WREN command is 108 MHz.




**WREN Command Sequence** 




WREN Command Sequence (QPI mode)

#### • WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR, WRITE, WQD and WQAD commands) are not performed when WEL is reset. The maximum clock frequency for the WRDI command is 108 MHz.




**WRDI Command Sequence** 




WRDI Command Sequence (QPI mode)

#### • RDSR

The RDSR command reads status register data. After driving  $\overline{\text{CS}}$  low, op-code of RDSR is input to SI and more 8-cycle clock is input to SCK, and then driving  $\overline{\text{CS}}$  high. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of  $\overline{\text{CS}}$ . The maximum clock frequency for the RDSR command is 108 MHz.




**RDSR Command Sequence** 



RDSR Command Sequence (QPI mode)


#### • WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After driving  $\overline{\text{CS}}$  low, op-code of WRSR and 8 writing data bits are input to SI, and then driving  $\overline{\text{CS}}$  high. QPI mode bit is not able to be written with WRSR command. A SI value corresponding to bit 6 is ignored. Bit 4 and Bit 5 shall be set to "0". WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. The  $\overline{\text{WP}}$  signal level shall be fixed before performing WRSR command, and not be changed until the end of command sequence. The maximum clock frequency for the WRSR command is 108 MHz.




#### • READ

The READ command reads FRAM memory cell array data. After driving  $\overline{CS}$  low, READ op-code and arbitrary 24 address bits are input to SI. The 5 upper address bits are ignored. Then, 8 clock cycles are input to SCK. SO outputs 8 data bits synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{CS}$  is risen, the READ command is completed, otherwise it keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{CS}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. The maximum clock frequency for the READ command is 40 MHz.



#### • WRITE


The WRITE command writes data to FRAM memory cell array. After driving  $\overline{CS}$  low, WRITE op-code, arbitrary 24 address bits and 8 writing data bits are input to SI. The 5-bit upper address bits are ignored. When 8 writing data bits are input, data is written to FRAM memory cell array. Risen  $\overline{CS}$  will terminate the WRITE command. However, if you continue sending the writing data for 8 bits each before  $\overline{CS}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on infinitely. The maximum clock frequency for the WRITE command is 108 MHz.




#### • FSTRD

The FSTRD command reads FRAM memory cell array data. After driving  $\overline{\text{CS}}$  low, FSTRD op-code and a arbitrary 24 address bits are input to SI, followed by 8 mode bits. The 5 upper address bits are ignored. Then, 8 clock cycles are input to SCK. SO outputs 8 data bits synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{\text{CS}}$  is risen, the FSTRD command is completed, otherwise it keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{\text{CS}}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. The maximum clock frequency for the FSTRD command is 108 MHz.

Address jumps can be done without the need for additional FSTRD command. This is controlled through the setting of the Mode bits after the address sequence. This added feature, which is called "XIP mode", removes the need for the command sequence. If the Mode bits equal EF $_{\rm H}$  or AF $_{\rm H}$ , then the device remains in FSTRD mode and the next address can be entered (after  $\overline{\rm CS}$  is raised high and then asserted low) without requiring the FSTRD command, thus eliminating 8 cycles for the command sequence. If the Mode bits are any value other than EF $_{\rm H}$  and AF $_{\rm H}$ , then the next time  $\overline{\rm CS}$  is raised high the device will be released from FSTRD mode. After that, the device can accept SPI commands.  $\overline{\rm CS}$  should not be driven high during mode bits as this may make the mode bits indeterminate.




**FSTRD Command Sequence** 



**FSTRD Command Sequence (XIP mode)** 

#### • RDID

The RDID command reads fixed Device ID. After driving  $\overline{CS}$  low, RDID op-code is input to SI and more 32 clock cycles are input to SCK, and then driving  $\overline{CS}$  high. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. The output order is: Manufacturer ID (8bit)/Continuation code (8bit)/ Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until  $\overline{CS}$  is risen. The maximum clock frequency for the RDID command is 108 MHz.



#### **■ LC MODE**

The following read commands have a variable latency period between the end of mode bit and the beginning of read data.

- FRQO
- FRQAD

This nonvolatile configuration bit (LC1, LC0) sets the number of dummy cycles(= latency period) to be used in advance, therefore MB85RQ4ML can start to read immediately with an appropriate dummy cycles.

#### **Dummy Cycles vs. SCK Frequency**

LC1	LC0	Number of Dummy Cycles	Frequency Limit of SCK (MHz)
0	0	6 (Default)	108
0	1	4	78
1	0	2	46
1	1	0	15

#### ■ QUAD SPI MODE COMMAND


#### • FRQO (Fast Read Quad Output)

The FRQO command is similar to the FSTRD command, except that the data is shifted out 4 bits at one time using 4 I/O pins (IO0 (SI), IO1 (SO), IO2 (WP) and IO3 (HOLD)) instead of 1 bit, at a maximum frequency of 108 MHz. The data transfer rate of the FRQO command is four times higher than the FSTRD command.


After driving  $\overline{\text{CS}}$  low, FRQO op-code and arbitrary 24 address bits are input to IO0. The 5 upper address bits are ignored. Then 8 mode bits are input to 4 I/O pins for 2 cycles, followed by dummy cycles. The number of dummy cycles is defined beforehand by the frequency of SCK, and configured by the latency bit of LC1 and LC0. The op-code, the address and the mode bits are latched on the rising edge of SCK. After that, FRAM memory cell array data are shifted out 4 bits at one time through 4 I/O pins synchronously to the falling edge of SCK. When  $\overline{\text{CS}}$  is risen, the FRQO command is completed, otherwise it keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 2 cycles before  $\overline{\text{CS}}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.

Address jumps can be done without the need for additional FRQO command. This is controlled through the setting of the Mode bits after the address sequence. This added feature, which is called "XIP mode", removes the need for the command sequence. If the Mode bits equal EF<sub>H</sub> or AF<sub>H</sub>, then the device remains in FRQO mode and the next address can be entered (after  $\overline{CS}$  is raised high and then asserted low) without requiring the FRQO command, thus eliminating 8 cycles for the command sequence. If the Mode bits are any value other than EF<sub>H</sub> and AF<sub>H</sub>, then the next time  $\overline{CS}$  is raised high the device will be released from FRQO mode. After that, the device can accept SPI commands.  $\overline{CS}$  should not be driven high during mode or dummy bits as this may make the mode bits indeterminate.

It is important that the I/O pins are set to high-impedance prior to the falling edge of the first data out clock. The FRQO command is terminated by driving  $\overline{\text{CS}}$  high at any time during data output.



**FRQO Command Sequence** 



FRQO Command Sequence (XIP mode)

#### • FRQAD (Fast Read Quad Address and Data)

The FRQAD command is similar to the FRQO command, except that it further improves throughput by allowing input of the address bits (A23-A0) using 4 bits per SCK via 4 I/O pins (IO0 (SI), IO1 (SO), IO2 (WP) and IO3 (HOLD)), at a maximum frequency of 108 MHz.


After driving  $\overline{\text{CS}}$  low, FRQAD op-code is input to IO0. Then 24 address bits and 8 mode bits are input to 4 I/O pins for total 8 cycles, followed by dummy cycles. The 5 upper address bits are ignored. The number of dummy cycles is defined beforehand by the frequency of SCK, and configured by the latency bit of LC1 and LC0. The op-code, the address and the mode bits are latched on the rising edge of SCK. After that, FRAM memory cell array data are shifted out 4 bits at one time through 4 I/O pins synchronously to the falling edge of SCK. When  $\overline{\text{CS}}$  is risen, the FRQAD command is completed, otherwise it keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 2 cycles before  $\overline{\text{CS}}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.

FRQAD command cannot be issued soon after power-on. Any other command shall be issued at least once before FRQAD command.


Address jumps can be done without the need for additional FRQAD command. This is controlled through the setting of the Mode bits after the address sequence. This added feature, which is called "XIP mode", removes the need for the command sequence. If the Mode bits equal EFH or AFH, then the device remains in FRQAD mode and the next address can be entered (after  $\overline{CS}$  is raised high and then asserted low) without requiring the FRQAD command, thus eliminating 8 cycles for the command sequence. If the Mode bits are any value other than EFH and AFH, then the next time  $\overline{CS}$  is raised high the device will be released from FRQAD mode. After that, the device can accept SPI/Quad SPI commands.  $\overline{CS}$  should not be driven high during mode or dummy bits as this may make the mode bits indeterminate.

It is important that the I/O pins are set to high-impedance prior to the falling edge of the first data out clock. The FRQAD command is terminated by driving  $\overline{\text{CS}}$  high at any time during data output.


In QPI Mode, which is set by the EQPI command and is reset by the DQPI command, the FRQAD command can be sent 4 bits per SCK rising edge.



**FRQAD Command Sequence** 



FRQAD Command Sequence (XIP mode)




FRQAD Command Sequence (QPI mode)

#### • WQD (Write Quad Data)

The WQD command is similar to the WRITE command, except that the data is input to 4 I/O pins (IO0 (SI), IO1 (SO), IO2 (WP) and IO3 (HOLD)) at one time instead of 1 input pin (SI), at a maximum frequency of 108 MHz. The data transfer rate of the WQD command is four times higher than the WRITE command.

After driving  $\overline{\text{CS}}$  low, WQD op-code and arbitrary 24 address bits are input to IO0. The 5 upper address bits are ignored. When 8 writing data bits are input to 4 I/O pins for 2 cycles, data is written to FRAM memory cell array. The op-code, the address and the data are latched on the rising edge of SCK. Risen  $\overline{\text{CS}}$  will terminate the WQD command. However, if you continue sending the writing data for 8 bits each in unit of 2 cycles before  $\overline{\text{CS}}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on infinitely.




**WQD Command Sequence** 

#### • WQAD (Write Quad Address and Data)


The WQAD command is similar to the WQD command, except that it further improves throughput by allowing input of the address bits (A23-A0) using 4 bits per SCK via 4 I/O pins (IO0 (SI), IO1 (SO), IO2 (WP) and IO3 (HOLD)), at a maximum frequency of 108 MHz.

After driving  $\overline{\text{CS}}$  low, WQAD op-code is input to IO0. Then 24 address bits are input to 4 I/O pins for 6 cycles. The 5 upper address bits are ignored. When 8 writing data bits are input to 4 I/O pins for 2cycles, data is written to FRAM memory cell array. The opcode, the address and the data are latched on the rising edge of SCK. Risen  $\overline{\text{CS}}$  will terminate the WQAD command. However, if you continue sending the writing data for 8 bits each in unit of 2 cycles before  $\overline{\text{CS}}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on infinitely.

In QPI Mode, which is set by the EQPI command and is reset by the DQPI command, the WQAD command can be sent 4 bits per SCK rising edge.



**WQAD Command Sequence** 



**WQAD Command Sequence (QPI mode)** 

#### **■ QPI MODE COMMAND**

QPI Mode can shorten op-code input cycle from 8 cycles to 2 cycles with 4 I/O pins. The device enters QPI Mode with the EQPI Command. When in QPI Mode, the Status Register bit 6 is set to "1" and will reset to "0" either when the device exits from the QPI Mode with the DQPI command or at power-off. After power-on, QPI mode is disabled.


The command	list s	upported	in	QPI	mode
-------------	--------	----------	----	-----	------

Mode	Name	Description	Op-code	Max Freq. (MHz)	QPI	XIP
SPI WRD	WREN	Set Write Enable Latch	0000 0110в	108	Yes	No
	WRDI	Reset Write Enable Latch	0000 0100в	108	Yes	No
	RDSR	Read Status Register	0000 0101в	108	Yes	No
Quad	FRQAD	Fast Read Quad Address and Data	1110 1011в	108*	Yes	Yes
SPI	WQAD	Write Quad Address and Data	0001 0010в	108	Yes	No
QPI	DQPI	Disable QPI mode	1111 1111в	108	Yes	No

<sup>\*:</sup> The frequency when the number of dummy cycles is default value of 6 (see "■ LC MODE").

#### • EQPI (Enable QPI mode)

The EQPI command is used for the device to enter QPI mode, at a maximum frequency of  $\underline{108}$  MHz. After driving  $\overline{CS}$  low, the op-code is input to SI(IO0). The command is terminated by driving  $\overline{CS}$  high. When in QPI Mode, the Status Register bit 6 is set to "1" and the device stays in QPI mode until power-off or the DQPI command is issued.




**EQPI Command Sequence** 

#### • DQPI (Disable QPI mode)

The Disable QPI command is used for the device to exit from QPI mode and return to the SPI mode and set the Status Register bit 6 to "0", at a maximum frequency of 108 MHz.

After driving  $\overline{\text{CS}}$  low, the op-code is input to 4 I/O pins for 2 cycles. The command is terminated by driving  $\overline{\text{CS}}$  high.



**DQPI Command Sequence** 

#### **■ BLOCK PROTECT**

Writing protect block for WRITE, WQD and WQAD commands are configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	60000н to 7FFFFн (upper 1/4)
1	0	40000н to 7FFFFн (upper 1/2)
1	1	00000н to 7FFFFн (all)

#### **■ WRITING PROTECT**


Writing operation of WRITE, WQD, WQAD and the WRSR commands are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

#### **■ HOLD OPERATION**

Hold status is retained without aborting a command if HOLD is "L" level while  $\overline{CS}$  is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a  $\overline{HOLD}$  pin input is transited to the hold condition as shown in the diagram below. In case the  $\overline{HOLD}$  pin transited to "L" level when SCK is "L" level, return the  $\overline{HOLD}$  pin to "H" level at SCK being "L" level. In the same manner, in case the  $\overline{HOLD}$  pin transited to "L" level when SCK is "H" level, return the  $\overline{HOLD}$  pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ, FSTRD). If  $\overline{CS}$  is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.

Note: The HOLD operation is disabled during Quad SPI Mode (FRQO, FRQAD, WQD, WQAD) and QPI mode.



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
raidilletei	Symbol	Min	Max	Oille
Power supply voltage*	$V_{DD}$	- 0.5	+ 2.5	V
Input voltage*	Vin	- 0.5	V <sub>DD</sub> + 0.5	V
Output voltage*	Vоит	- 0.5	V <sub>DD</sub> + 0.5	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	<b>– 55</b>	+ 125	°C

<sup>\*:</sup>These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

#### **■ RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol		Unit		
raidilletei	Symbol	Min	Тур	Max	Offic
Power supply voltage*1	V <sub>DD</sub>	1.7	1.8	1.95	V
Operation ambient temperature*2	TA	- 40		+ 85	°C

<sup>\*1:</sup> These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

<sup>\*2:</sup> Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition		Unit			
Parameter	Syllibol	Condition	Min	Тур	Max	J	
		$0 \le \overline{CS} < V_{DD}$	_	_	200		
Input leakage current	  I⊔	$\overline{CS} = V_{DD}$	_	_	1	μΑ	
	11	$\overline{WP}$ , $\overline{HOLD}$ , SCK, SI = 0 V to V <sub>DD</sub>	_	_	1	μΑ	
Output leakage current	ILO	SO = 0 V to V <sub>DD</sub>	_	_	1	μΑ	
		SCK = 20 MHz (SPI)	_	1.3	_	mA	
	Ірр	SCK = 40 MHz (SPI)	_	2.6	_	mA	
Operating power supply current		SCK = 108 MHz (SPI)	_	6.8	15	mA	
Operating power supply current		SCK = 20 MHz (Quad SPI)	_	3.6	_	mA	
		SCK = 40 MHz (Quad SPI)	_	7.4	_	mA	
		SCK = 108 MHz (Quad SPI)	_	20.0	30	mA	
Standby current	Isв	$SCK = SI = \overline{CS} = \overline{WP}$ $= \overline{HOLD} = V_{DD}$	_	70	400	μΑ	
Input high voltage	ViH	$V_{DD} = 1.7 \text{ V to } 1.95 \text{ V}$	$V_{DD} \times 0.8$	_	V <sub>DD</sub> + 0.3	V	
Input low voltage	Vıl	$V_{DD} = 1.7 \text{ V to } 1.95 \text{ V}$	- 0.5	_	$V_{DD} \times 0.2$	V	
Output high voltage	Vон	$I_{OH} = -2 \text{ mA}$	V <sub>DD</sub> - 0.5			V	
Output low voltage	Vol	IoL = 2 mA			0.4	V	
Pull up resistance for CS	R₽	_	18	33	80	kΩ	

#### 2. AC Characteristics

Doromotor	Cumbal	Condition	Valu		Unit
Parameter	Symbol	Condition	Min	Max	
CCI/ alack fraguency	fск	except READ command*2	0	108*3	MHz
SCK clock frequency	ICK	for READ command	0	40	MHz
Clock high time	<b>t</b> =	except READ command	4	_	ns
Clock rlight time	<b>t</b> cH	for READ command	11	_	ns
Clock low time	t <sub>a</sub> .	except READ command	4	_	ns
Clock low time	<b>t</b> cL	for READ command	11	_	ns
Chip select set up time	<b>t</b> csu		5	_	ns
Chip select hold time	tсsн		5	_	ns
Output disable time*2	top			7	ns
Output data valid time*2	todv			7	ns
Output hold time	tон		0		ns
	to	After Write cycle	40	_	ns
		After Write cycle in QPI mode	80	_	ns
		After Read cycle	40		ns
Deselect time		After Read cycle in QPI mode except terminated in the specific address*1	80	_	ns
		After Read cycle in XIP mode except terminated in the specific address*1	100	_	ns
Data set up time	<b>t</b> su		3	_	ns
Data hold time	tн		4	_	ns
HOLD set up time	<b>t</b> HS		4	_	ns
HOLD hold time	tнн		4	_	ns
HOLD output floating time	<b>t</b> HZ			7	ns
HOLD output active time	<b>t</b> LZ			7	ns

<sup>\*1 :</sup> to after read cycle normally equals 40ns. But in QPI mode or XIP mode, to will be longer (80ns or 100ns) due to internal cycle time unless read operation is terminated by driving  $\overline{CS}$  high in the specific address. In case the read operation is terminated either in A1=1 and other address = "don't care" during QPI mode or in A1=1, A0=1 and other address = "don't care" during XIP mode, to=40ns can be kept.

<sup>\*2 :</sup> Use "AC Load Equivalent Circuit 2" for these condition or parameters. Others are tested under "AC Load Equivalent Circuit 1".


<sup>\*3 :</sup> For the frequency of FRQO and FRQAD commands, the number of dummy cycles is default value of 6. (see "■ LC MODE")

#### **AC Test Condition**


Power supply voltage : 1.7 V to 1.95 VOperation ambient temperature : -40 °C to +85 °C

Input voltage magnitude :  $V_{IH} = V_{DD}$  $V_{IL} = 0 V$ 

**AC Load Equivalent Circuit 1** 



**AC Load Equivalent Circuit 2** 




#### 3. Pin Capacitance


Parameter	Symbol	Condition	Va	Value	
	Symbol	Condition	Min Max		Unit
I/O capacitance	C1/0	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$	_	4	pF
Input capacitance	Сі	f = 1 MHz, T <sub>A</sub> = +25 °C		4	pF

#### **■ TIMING DIAGRAM**


#### • Serial Data Timing



#### • Hold Timing



#### **■ POWER ON/OFF SEQUENCE**



Parameter	Symbol	Va	lue	Unit
Farameter	Symbol	Min	Max	
CS level hold time at power OFF	tpd	400	_	ns
CS level hold time at power ON	tpu	250	_	μs
Power supply rising time	tr	0.05	_	ms/V
Power supply falling time	tf	0.1	_	ms/V

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

#### **■ FRAM CHARACTERISTICS**

Parameter	Value		Unit	Remarks	
Farameter	Min	Max	Onit	Kellarks	
Read/Write Endurance*1	10 <sup>13</sup>	_	Times/byte	Operation Ambient Temperature T <sub>A</sub> = +85 °C	
	10	_		Operation Ambient Temperature T <sub>A</sub> = +85 °C	
Data Retention*2	95	_	Years	Operation Ambient Temperature T <sub>A</sub> = +55 °C	
	≥ 200			Operation Ambient Temperature T <sub>A</sub> = +35 °C	

<sup>\*1:</sup> Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

#### **■ NOTE ON USE**


We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

<sup>\*2:</sup> Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

#### **■ ESD AND LATCH-UP**

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥  2000 V
ESD MM (Machine Model) JESD22-A115 compliant		≥  200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥  1000 V
Latch-Up (I-test) JESD78 compliant	MB85RQ4MLPF-G-BCE1 MB85RQ4MLPF-G-BCERE1	_
Latch-Up (V <sub>supply</sub> overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		_
Latch-Up (C-V Method) Proprietary method		≥  200 V


#### • Current method of Latch-Up Resistance Test



Note: The voltage  $V_{IN}$  is increased gradually and the current  $I_{IN}$  of 300 mA at maximum shall flow. Confirm the latch up does not occur under  $I_{IN} = \pm 300$  mA.

In case the specific requirement is specified for I/O and  $I_{IN}$  cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

#### • C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

#### **■ REFLOW CONDITIONS AND FLOOR LIFE**

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

#### **■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES**

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


#### **■ ORDERING INFORMATION**

Part number	Package	Shipping form	Minimum shipping quantity
MB85RQ4MLPF-G-BCE1	16-pin plastic SOP (FPT-16P-M24)	Tray	*
MB85RQ4MLPF-G-BCERE1	16-pin plastic SOP (FPT-16P-M24)	Embossed Carrier tape	500


 $<sup>\</sup>ensuremath{^*}$  : Please contact our sales office about minimum shipping quantity.

#### **■ PACKAGE DIMENSION**

16-pin plastic SOP	Lead pitch	1.27mm
	Package width × package length	7.5 × 10.3 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	2.66mm MAX
	Weight	TBD g
(FPT-16P-M24)		




#### **■ MARKING**




#### **■ MAJOR CHANGES IN THIS EDITION**


A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
1	■ FEATURES	Added Data retention under 85 °C.
26	■ FRAM CHARACTERISTICS	Added Data retention under 85 °C.



34





### **FUJITSU SEMICONDUCTOR LIMITED**

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan http://jp.fujitsu.com/fsl/en/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof. The products described in this document are designed, developed and manufactured as contemplated for general use including

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: System Memory Business Division