

# **ST1S40**

**Datasheet** - **production data**

### 3 A DC step-down switching regulator

# **VFQFPN 4 x 4 HSOP-8 SO8**

### **Features**

- 3 A DC output current
- 4.0 V to 18 V input voltage
- Output voltage adjustable from 0.8 V
- 850 kHz switching frequency
- Internal soft-start
- Integrated 95 m $\Omega$  and 69 m $\Omega$  Power MOSFETs
- All ceramic capacitor
- Enable
- Cycle-by-cycle current limiting
- Current fold back short-circuit protection
- Available in HSOP-8, VFQFPN4x4-8L, and SO8 packages

### **Applications**

- P/ASIC/DSP/FPGA core and I/O supplies
- Point of load for: STB, TVs, DVD
- Optical storage, hard disk drive, printers, audio/graphic cards

### **Description**

The ST1S40 device is an internally compensated 850 kHz fixed-frequency PWM synchronous stepdown regulator. The ST1S40 operates from 4.0 V to 18 V input, while it regulates an output voltage as low as 0.8 V and up to  $V_{IN}$ .

The ST1S40 integrates a 95 m $\Omega$  high side switch and 69 m $\Omega$  synchronous rectifier allowing very high efficiency with very low output voltages.

The peak current mode control with internal compensation delivers a very compact solution with a minimum component count.

The ST1S40 is available in HSOP-8, VFQFPN 4 mm x 4 mm - 8 lead, and standard SO8 package.



### **Figure 1. Application circuit**

August 2019 **Doclous** Doclous Rev 6 **1/30** 

This is information on a product in full production.

# **Contents**





# <span id="page-2-0"></span>**1 Pin settings**

### <span id="page-2-1"></span>**1.1 Pin connection**



### <span id="page-2-2"></span>**1.2 Pin description**

### **Table 1. Pin description**





# <span id="page-3-0"></span>**2 Maximum ratings**



### **Table 2. Absolute maximum ratings**

## <span id="page-3-1"></span>**3 Thermal data**

### **Table 3. Thermal data**



1. Package mounted on the demonstration board.



# <span id="page-4-0"></span>**4 Electrical characteristics**

 ${\sf T}_{\sf J}$  = 25 °C, V $_{\sf CC}$ = 12 V, unless otherwise specified.

<span id="page-4-1"></span>





Symbol	<b>Parameter</b>	<b>Test condition</b>	<b>Values</b>				
			Min.	Typ.	Max.	Unit	
Soft start							
$\mathsf{T}_{\mathsf{SS}}$	Soft-start duration					ms	
<b>Protection</b>							
T <sub>SHDN</sub>	Thermal shutdown			150		°C	
	<b>Hysteresis</b>			15			

**Table 4. Electrical characteristics (continued)**

1. Specification referred to T<sub>J</sub> from -40 to +125 °C. Specifications in the -40 to +125 °C temperature range are assured by design, characterization and statistical correlation.

2. Guaranteed by design.



### <span id="page-6-0"></span>**5 Functional description**

The ST1S40 device is based on a "peak current mode", constant frequency control. The output voltage  $V_{\text{OUT}}$  is sensed by the feedback pin (FB) compared to an internal reference (0.8 V) providing an error signal that, compared to the output of the current sense amplifier, controls the ON and OFF time of the power switch.

The main internal blocks are shown in the block diagram in *[Figure 3](#page-6-1)*. They are:

- A fully integrated oscillator that provides the internal clock and the ramp for the slope compensation avoiding sub-harmonic instability
- The soft-start circuitry to limit inrush current during the startup phase
- The transconductance error amplifier with integrated compensation network
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switches
- The drivers for embedded P-channel and N-channel Power MOSFET switches
- The high side current sensing block
- The low side current sense to implement diode emulation
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages
- A thermal shutdown block, to prevent thermal run-away.

<span id="page-6-1"></span>

### **Figure 3. Block diagram**



### <span id="page-7-0"></span>**5.1 Internal soft-start**

The soft-start is essential to assure correct and safe startup of the step-down converter. It avoids inrush current surge and causes the output voltage to increase monothonically.

The soft-start is performed by ramping the non-inverting input  $(V_{REF})$  of the error amplifier from 0 V to 0.8 V in around 1 ms.

### <span id="page-7-1"></span>**5.2 Error amplifier and control loop stability**

The error amplifier compares the FB pin voltage with the internal 0.8 V reference and it provides the error signal to be compared with the output of the current sense circuitry, that is the high side Power MOSFET current. Comparing the output of the error amplifier and the peak inductor current implements the peak current mode control loop.

The error amplifier is a transconductance amplifier (OTA). The uncompensated characteristics are listed in*[Table 5.](#page-7-2)*

<span id="page-7-2"></span>

### **Table 5. Error amplifier characteristics**

The ST1S40 device embeds the compensation network that assures the stability of the loop in the whole operating range. All the tools needed to check the loop stability are shown below.





<span id="page-8-0"></span>VIN  $\overline{G_{CO}(s)}$ **Slope Compensation**  $\Gamma \Gamma$  High side G Switch  $\mathbf{I}$ ı <u>G<sub>DIV</sub>(s)</u> L VOUT Current sense Logic Cout r And Low side **Driver** Switch PWM comparator  $0.8V$  $\lesssim$  R1  $\mathsf{V}_\mathfrak{c}$  $V_{FB}$ ⋛  $\overline{Rc}$  Error Amp ≤ R2 Cc  $G_{EA}(s)$ 

*[Figure 4](#page-8-0)* shows the simple small signal model for the peak current mode control loop.

**Figure 4. Block diagram of the loop for the small signal analysis**

Three main terms can be identified to obtain the loop transfer function:

- 1. from control (output of  $E/A$ ) to output,  $G_{CO}(s)$
- 2. from output (Vout) to the FB pin,  $G_{\text{DIV}}(s)$
- 3. from the FB pin to control (output of  $E/A$ ),  $G_{FA}(s)$ .

The transfer function from control to output  $G<sub>CO</sub>(s)$  results:

### **Equation 1**

$$
G_{CO}(s) = \frac{R_{LOAD}}{R_{i}} \cdot \frac{1}{1 + \frac{R_{out} \cdot T_{SW}}{L} \cdot [m_{C} \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_{2}}\right)}{\left(1 + \frac{s}{\omega_{p}}\right)} \cdot F_{H}(s)
$$

where R<sub>LOAD</sub> represents the load resistance, R<sub>i</sub> (0.3  $\Omega$ ) the equivalent sensing resistor of the current sense circuitry,  $\omega_{\sf p}$  the single pole introduced by the LC filter and  $\omega_{\sf z}$  the zero given by the ESR of the output capacitor.

 $F<sub>H</sub>(s)$  accounts for the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

### **Equation 2**

$$
\omega_{Z} = \frac{1}{ESR \cdot C_{OUT}}
$$



DocID17928 Rev 6 9/30

$$
\omega_{p} = \frac{1}{R_{\text{LOAD}} \cdot C_{\text{OUT}}} + \frac{m_{C} \cdot (1 - D) - 0.5}{L \cdot C_{\text{OUT}} \cdot f_{SW}}
$$

where:

#### **Equation 4**

$$
\begin{cases}\nm_C = 1 + \frac{S_e}{S_n} \\
S_e = V_{pp} \cdot f_{SW} \\
S_n = \frac{V_{IN} - V_{OUT}}{L} \cdot R_i\n\end{cases}
$$

 $\mathsf{S}_\mathsf{n}$  represents the ON time slope of the sensed inductor current,  $\mathsf{S}_\mathsf{e}$  the slope of the external ramp ( $V_{PP}$  peak-to-peak amplitude 1.25 V) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%.

The sampling effect contribution  $F_H(s)$  is:

#### **Equation 5**

$$
F_H(s) = \frac{1}{1 + \frac{s}{\omega_n \cdot \Omega_p} + \frac{s^2}{\omega_n^2}}
$$

where:

**Equation 6**

$$
Q_p = \frac{1}{\pi \cdot [m_C \cdot (1 - D) - 0.5]}
$$

and

#### **Equation 7**

 $\omega_n = \pi \cdot f_{SW}$ 

The resistor to adjust the output voltage gives the term from output voltage to the FB pin.  $G_{\text{DIV}}(s)$  is:

$$
G_{\text{DIV}}(s) = \frac{R_2}{R_1 + R_2}
$$

The transfer function from FB to Vcc (output of E/A) introduces the singularities (poles and zeros) to stabilize the loop. *[Figure 5](#page-10-0)* shows the small signal model of the error amplifier with the internal compensation network.





<span id="page-10-0"></span>

 $R_C$  and  $C_C$  introduce a pole and a zero in the open loop gain.  $C_P$  does not significantly affect system stability and can be neglected.

So  $G_{EA}(s)$  results:

### **Equation 8**

$$
G_{EA}(s) = \frac{G_{EA0} \cdot (1 + s \cdot R_c \cdot C_c)}{s^2 \cdot R_0 \cdot (C_0 + C_p) \cdot R_c \cdot C_c + s \cdot (R_0 \cdot C_c + R_0 \cdot (C_0 + C_p) + R_c \cdot C_c) + 1}
$$

where  $G_{EA} = G_m \cdot R_o$ 

The poles of this transfer function are (if  $C_c \gg C_0+C_P$ ):

#### **Equation 9**

$$
f_{P LF} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c}
$$

**Equation 10**

$$
f_{PHF} = \frac{1}{2 \cdot \pi \cdot R_c \cdot (C_0 + C_p)}
$$

whereas the zero is defined as:

**Equation 11**

$$
f_Z = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c}
$$

The embedded compensation network is  $R_C = 70$  k $\Omega$ ,  $C_C = 195$  pF while  $C_P$  and  $C_O$  can be considered as negligible. The error amplifier output resistance is 240 M $\Omega$  so the relevant singularities are:

### **Equation 12**

$$
f_Z = 11, 6
$$
 kHz  $f_{P \ LF} = 3, 4$  Hz



DocID17928 Rev 6 11/30

so by closing the loop, the loop gain  $G_{\text{LOOP}}(s)$  is:

#### **Equation 13**

$$
\mathsf{G}_{\mathsf{LOOP}}(\mathsf{s}) \,=\, \mathsf{G}_{\mathsf{CO}}(\mathsf{s}) \cdot \mathsf{G}_{\mathsf{DIV}}(\mathsf{s}) \cdot \mathsf{G}_{\mathsf{EA}}(\mathsf{s})
$$

#### *Example:*

*VIN* = 12 *V*, *VOUT* = 1.2 *V*, *Iomax* = 3 *A*, *L* = 1.5  $\mu$ H, *Cout* = 47  $\mu$ F (MLCC), R1 = 10 k $\Omega$ , *R2 = 20 k(see [Section 6.2](#page-14-0) and [Section 6.3](#page-15-0) for inductor and output capacitor selection guidelines).*

*The module and phase Bode plot are reported in [Figure 6.](#page-11-0) The bandwidth is 100 kHz and the phase margin is 45 degrees.*

<span id="page-11-0"></span>



### <span id="page-12-0"></span>**5.3 Overcurrent protection**

The ST1S40 device implements the pulse-by-pulse overcurrent protection. The peak current is sensed through the high side Power MOSFET and when it exceeds the first overcurrent threshold (OCP1) the high side is immediately turned off and the low side conducts the inductor current for the rest of the clock period.

During overload condition, since the duty cycle is not set by the control loop but is limited by the overcurrent threshold, the output voltage drops out of regulation. If the feedback falls below 0.3 V the switching frequency is reduced to one fourth and the current limit threshold is folded back to around 2 A. Thanks to the current and frequency fold back the stress on the device and on the external power components is reduced in case of severe overload or dead-short to ground of the output.

The current fold back is disabled during the startup, in order to allow the Vout to rise up properly in case of the big output capacitor requiring high extra current to be charged.

An additional mechanism is protecting the device in case of short-circuit on the output and high input voltage. A further threshold (OCP2, 1A higher than OCP1) is compared to the inductor current. If the inductor current exceeds OCP2, the device stops switching and restarts with a soft-start cycle.

### <span id="page-12-1"></span>**5.4 Enable function**

The enable feature allows the device to be put into standby mode. With the EN pin lower than 0.4 V, the device is disabled and the power consumption is reduced to less than 15 µA. With the EN pin higher than 1.2 V, the device is enabled. High level signal enables the device. An external 100 k pulldown resistor is suggested to ensure device disabled when the pin is left floating. Connect to  $V_{IN}$  if not used.

### <span id="page-12-2"></span>**5.5 Hysteretic thermal shutdown**

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 °C. Once the junction temperature goes back to about 130 °C, the device restarts in normal operation.



### <span id="page-13-0"></span>**6 Application information**

### <span id="page-13-1"></span>**6.1 Input capacitor selection**

The capacitor connected to the input must be capable of supporting the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

### **Equation 14**

$$
I_{RMS} = I_0 \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}
$$

where Io is the maximum DC output current. D is the duty cycle, n is the efficiency. Considering  $\eta = 1$ , this function has a maximum at D = 0.5 and is equal to Io/2.

The peak-to-peak voltage across the input capacitor can be calculated as:

#### **Equation 15**

$$
V_{PP} = \frac{I_O}{C_{IN} \cdot F_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_O
$$

where ESR is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can well meet the requirements of the input filter sustaining a higher input RMS current than electrolytic / tantalum types. In this case the equation of C<sub>IN</sub> as a function of the target peak-to-peak voltage ripple (V<sub>PP</sub>) can be written as follows:

### **Equation 16**

$$
C_{1N} = \frac{I_O}{V_{PP} \cdot F_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]
$$

neglecting the small ESR of ceramic capacitors.

Considering  $\eta = 1$ , this function has its maximum in D = 0.5, therefore, given the maximum peak-to-peak input voltage (V<sub>PP\_MAX</sub>), the minimum input capacitor (C<sub>IN\_MIN</sub>) value is:

### **Equation 17**

$$
C_{IN\_MIN} = \frac{I_O}{2 \cdot V_{PP\_MAX} \cdot F_{SW}}
$$

Typically,  $C_{IN}$  is dimensioned to keep the maximum peak-to-peak voltage ripple in the order of 1% of  $V_{INMAX}$ .

14/30 DocID17928 Rev 6



In *[Table 6](#page-14-1)* some multi layer ceramic capacitors suitable for this device are reported.

<span id="page-14-1"></span>

<b>Manufacturer</b>	<b>Series</b>	Cap value $(\mu F)$	Rated voltage (V)	
Murata	GRM31	10	25	
	GRM55	10	25	
TDK	C3225	10	25	

**Table 6. Input MLCC capacitors**

A ceramic bypass capacitor, as close as possible to the  $V_{\text{INA}}$  pin, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 330 nF to 1 µF.

### <span id="page-14-0"></span>**6.2 Inductor selection**

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value, to have the expected current ripple, must be selected. The rule to fix the current ripple value is to have a ripple at 20% to 40% of the output current.

In continuous current mode (CCM), the inductance value can be calculated by *[Equation 18](#page-14-2)*

### <span id="page-14-2"></span>**Equation 18**

$$
\Delta I_L = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT}}{L} \cdot T_{OFF}
$$

where  $T_{ON}$  is the conduction time of the high side switch and  $T_{OFF}$  is the conduction time of the low side switch (in CCM,  $F_{SW} = 1/(T_{ON} + T_{OFF})$ ). The maximum current ripple, given the Vout, is obtained at maximum  $T_{OFF}$ , that is at minimum duty cycle. So by fixing  $\Delta I_L = 20\%$  to 30% of the maximum output current, the minimum inductance value can be calculated:

### **Equation 19**

$$
L_{MIN} = \frac{V_{OUT}}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SWMIN}}
$$

where F<sub>SWMIN</sub> is the minimum switching frequency, according to **[Table 4](#page-4-1)** 

The peak current through the inductor is given by:

### **Equation 20**

$$
I_{L, PK} = I_0 + \frac{\Delta I_L}{2}
$$

so if the inductor value decreases, the peak current (that must be lower than the current limit of the device) increases. The higher the inductor value, the higher the average output current that can be delivered, without reaching the current limit.



<span id="page-15-1"></span>

In *[Table 7](#page-15-1)* below some inductor part numbers are listed.



### <span id="page-15-0"></span>**6.3 Output capacitor selection**

The current in the output capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

### **Equation 21**

$$
\Delta V_{\text{OUT}} = \text{ESR} \cdot \Delta I_{\text{MAX}} + \frac{\Delta I_{\text{MAX}}}{8 \cdot C_{\text{OUT}} \cdot f_{\text{SW}}}
$$

For ceramic (MLCC) capacitors the capacitive component of the ripple dominates the resistive one. Whilst for electrolytic capacitors the opposite is true.

Since the compensation network is internal, the output capacitor should be selected in order to have a proper phase margin and then a stable control loop.

The equations of *[Section 5.2](#page-7-1)* help to check loop stability given the application conditions, the value of the inductor, and of the output capacitor.

In *[Table 8](#page-15-2)* some capacitor series are listed.

<span id="page-15-2"></span>





### <span id="page-16-0"></span>**6.4 Thermal dissipation**

The thermal design is important in order to prevent thermal shutdown of the device if junction temperature goes above 150 °C. The three different sources of losses within the device are:

a) conduction losses due to the ON resistance of high side switch  $(R_{HS})$  and low side switch  $(R_{LS})$ ; these are equal to:

### **Equation 22**

$$
P_{\text{COND}} = R_{\text{HS}} \cdot I_{\text{OUT}}^{2} \cdot D + R_{\text{LS}} \cdot I_{\text{OUT}}^{2} \cdot (1 - D)
$$

where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between  $V_{\text{OUT}}$  and  $V_{\text{IN}}$ , but is actually slightly higher to compensate the losses of the regulator.

b) switching losses due to high side Power MOSFET turn ON and OFF; these can be calculated as:

### **Equation 23**

$$
\mathsf{P}_{\mathsf{SW}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{OUT}} \cdot \frac{(\mathsf{T}_{\mathsf{RISE}} + \mathsf{T}_{\mathsf{FALL}})}{2} \cdot \mathsf{Fsw} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{OUT}} \cdot \mathsf{T}_{\mathsf{SW}} \cdot \mathsf{F}_{\mathsf{SW}}
$$

where  $T_{\text{RISF}}$  and  $T_{\text{FAI}}$  are the overlap times of the voltage across the high side power switch  $(V_{DS})$  and the current flowing into it during turn ON and turn OFF phases, as shown in *[Figure 7](#page-17-1)*. T<sub>SW</sub> is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns.

c) Quiescent current losses, calculated as:

### **Equation 24**

$$
\mathsf{P}_{\mathsf{Q}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{Q}}
$$

where  $I_{\Omega}$  is the quiescent current ( $I_{\Omega}$  = 2.5 mA maximum).

The junction temperature  $\mathsf{T}_\mathsf{J}$  can be calculated as:

### **Equation 25**

$$
T_J = T_A + Rth_{JA} \cdot P_{TOT}
$$

where  $T_A$  is the ambient temperature and  $P_{TOT}$  is the sum of the power losses just seen.

 $Rth_{JA}$  is the equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The Rth<sub>JA</sub> measured on the demonstration board described in the following paragraph is about 40 °C/W for the VFQFPN and HSOP packages and about 55 °C/W for the SO8-BW package.



<span id="page-17-1"></span>

**Figure 7. Switching losses**

### <span id="page-17-0"></span>**6.5 Layout consideration**

The PC board layout of switching DC-DC regulator is very important in order to minimize the noise injected in high impedance nodes, to reduce interferences generated by the high switching current loops, and to optimize the reliability of the device.

In order to avoid EMC problems, the high switching current loops must be as short as possible. In the buck converter there are two high switching current loops: during the ON time, the pulsed current flows through the input capacitor, the high side power switch, the inductor and the output capacitor; during the OFF time, through the low side power switch, the inductor and the output capacitor.

The input capacitor connected to VINSW must be placed as close as possible to the device, to avoid spikes on VINSW due to the stray inductance and the pulsed input current.

In order to prevent dynamic unbalance between VINSW and VINA, the trace connecting the

VINA pin to the input must be derived from VINSW and design local ceramic bypass capacitor (1 µF) as close as possible to the VINA pin.

The feedback pin (FB) connection to the external resistor divider is a high impedance node, so the interferences can be minimized through the routing of the feedback node with a very short trace and as far as possible from the high current paths.

A single point connection from signal ground to power ground is suggested.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction to ambient; so a large ground plane, soldered to the exposed pad, enhances the thermal performance of the converter allowing high power conversion.











# <span id="page-19-0"></span>**7 Demonstration board**



### **Figure 9. Demonstration boards schematic**

#### **Table 9. Component list**







**Figure 10. Demonstration board PCB top and bottom: HSOP-8 package**

**Figure 11. Demonstration board PCB top and bottom: VFQFPN package**



**Figure 12. Demonstration board PCB top and bottom: SO8-BW package**





# <span id="page-21-0"></span>**8 Typical characteristics**





Figure 17. Short-circuit protection



**Figure 18. SO8-BW maximum I<sub>OUT</sub>** 

 $\begin{array}{ccccc}\n\text{On2} & & \text{500mV} & & \text{By} \\
\text{On4} & & 2.0\text{A} & & \Omega & \text{By} \\
\end{array}$ 

1.6ns/pt

M 40.0ps 625MS/s<br>A Ch4 / 4.4A



 $\frac{\text{Ch1}}{\text{Ch3}}$ 10.0V  $\frac{B_{\rm W}}{B_{\rm W}}$ 



# <span id="page-22-0"></span>**9 Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.





### **Figure 19. VFQFPN8 (4 x 4 x 1.0 mm) package outline**

### **Table 10. VFQFPN8 (4 x 4 x 1.0 mm) package mechanical data**







#### **Figure 20. SO8-BW package outline**

#### **Table 11. SO8-BW package mechanical data**



1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs must not exceed 0.15 mm (.006 inch) in total (both sides).





**Figure 21. HSOP-8 package outline**



Table 12. HOOF-0 package illechanical dala								
	<b>Dimensions</b>							
Symbol	mm			inch				
	Min.	Typ.	Max.	Min.	Typ.	Max.		
A			1.70			0.0669		
A1	0.00		0.150		0.00	0.0059		
A <sub>2</sub>	1.25			0.0492				
b	0.31		0.51	0.0122		0.0201		
C	0.17		0.25	0.0067		0.0098		
D	4.80	4.90	5.00	0.1890	0.1929	0.1969		
E	5.80	6.00	6.20	0.2283	0.2362	0.2441		
E <sub>1</sub>	3.80	3.90	4.00	0.1496	0.1535	0.1575		
е		1.27			0.0500			
h	0.25		0.50	0.0098		0.0197		
L	0.40		1.27	0.0157		0.0500		
k	0.00		8.00			0.3150		
ccc			0.10			0.0039		

**Table 12. HSOP-8 package mechanical data**



# <span id="page-27-0"></span>**10 Order codes**







# <span id="page-28-0"></span>**11 Revision history**







#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

30/30 DocID17928 Rev 6

