









SLVSBR1F –JANUARY 2013–REVISED JANUARY 2015

# **TPD4S214 USB OTG Companion Device with V<sub>BUS</sub> Over Voltage Protection, Over Current Protection, and Four Channel ESD Protection**

Texas

**INSTRUMENTS** 

- <span id="page-0-4"></span>Input Voltage Protection at  $V_{\text{BUS}}$  from  $-7$  V to 30 V
- -
	-
- -
- 
- 
- 
- 
- 
- 
- 
- 
- 
- Integrated  $V_{\text{BUS}}$  Detection Circuit and are met.
- Low Capacitance TVS ESD Clamp for USB2.0 **Device Information[\(1\)](#page-0-0)** High Speed Data Rate
- **Internal 16ms Startup Delay**
- Space Saving WCSP (12-YFF) Package
- <span id="page-0-0"></span>

# <span id="page-0-2"></span>**2 Applications**

- **Cell Phones**
- Tablet, eBook
- Portable Media Players
- Digital Camera

# <span id="page-0-3"></span>**4 Simplified Schematic**

# <span id="page-0-1"></span>**1 Features 3 Description**

Tools & **[Software](http://www.ti.com/product/TPD4S214?dcmp=dsproject&hqs=sw&#desKit)** 

The TPD4S214 is a single-chip protection solution for IEC61000-4-2 Level 4 ESD Protection<br>applications. This device includes an integrated low<br>Boscon N-channel current limited switch for the OTG  $R_{DS(ON)}$  N-channel current limited switch for the OTG – ±15-kV Air Gap Discharge extension to the current supply to peripheral devices. TPD4S214<br>FC 61000.4.5 Surge Pretestion and the current offers low capacitance transient voltage suppression IEC 61000-4-5 Surge Protection Fig. 2016.<br>
EC 61000-4-5 Surge Protection (TVS) electrostatic discharge (ESD) clamping diodes<br>
for the D+. D–. and ID pins for both USB2.0 and for the  $D_{+}$ ,  $D_{-}$ , and ID pins for both USB2.0 and • Low R<sub>DS(ON)</sub> N-CH FET Switch for High Efficiency  $\phantom{00}$  USB3.0 applications. The V<sub>BUS</sub> pin can handle • Compliant with USB2.0 and USB3.0 OTG spec<br>• User Adjustable Current Limit From 250 mA to by that if there is a fault condition at the V<sub>BUS</sub> pin ensures<br>Revent 1.0 A User Adjustable Current Limit From 250 mA to<br>Beyond 1.2 A TPD4S214 is able to isolate it and protect the internal<br>Built-in Soft-start example internal circuitry from damage. Similarly, the under voltage circuitry from damage. Similarly, the under voltage Reverse Current Blocking<br>
Over Voltage Lock Out for V<sub>BUS</sub> is no power drain from the internal OTG supply to<br>
Under Voltage Lock Out for V<sub>OTG\_IN</sub> droops below a safe<br>
operating level. When EN is high, the OTG switch is operating level. When  $E\overline{N}$  is high, the OTG switch is Fhermal Shutdown and Short Circuit Protection activated and the FLT pin indicates whether there is a<br>Auto Petruse activity Ne Latebian Off Ctates fault condition. The soft start feature waits 16 ms to Auto Retry on any Fault; No Latching Off States **Fault condition.** The soft start feature waits 16 ms to **https://** 



UL Listed and CB File No. E169910 (1) For all available packages, see the orderable addendum at the end of the datasheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

**1 Features**.................................................................. [1](#page-0-1) 7.12 Typical Characteristics............................................ [8](#page-7-0) **2 Applications** ........................................................... [1](#page-0-2) **8 Detailed Description** ............................................ [11](#page-10-0) **3 Description** ............................................................. [1](#page-0-1) 8.1 Overview ................................................................. [11](#page-10-1) 8.2 Functional Block Diagram ....................................... [11](#page-10-2) **4 Simplified Schematic**............................................. [1](#page-0-3) 8.3 Feature Description................................................. [12](#page-11-0) **5 Revision History**..................................................... [2](#page-1-0) 8.4 Device Functional Modes........................................ [17](#page-16-0) **6 Pin Configuration and Functions**......................... [3](#page-2-0) **9 Application and Implementation** ........................ [18](#page-17-0) **7 Specifications**......................................................... [4](#page-3-0) 9.1 Application Information............................................ [18](#page-17-1) 7.1 Absolute Maximum Ratings ...................................... [4](#page-3-1) 9.2 Typical Application ................................................. [18](#page-17-2) 7.2 ESD Ratings ............................................................ [4](#page-3-2) **10 Power Supply Recommendations..................... [22](#page-21-0) 11 Layout**................................................................... [22](#page-21-1) 7.4 Thermal Information.................................................. [5](#page-4-0) 11.1 Layout Guidelines ................................................. [22](#page-21-2) 7.5 Thermal Shutdown.................................................... [5](#page-4-1) 11.2 Layout Example .................................................... [22](#page-21-3) 7.6 Electrical Characteristics for EN, FLT, DET, D+, D–, 12 Device and Documentation Support ................... [23](#page-22-0) 7.7 Electrical characteristics for UVLO / OVLO .............. [6](#page-5-0) 12.1 Documentation Support ........................................ [23](#page-22-1) 7.8 Electrical Characteristics for DET Circuits ................ [6](#page-5-1) 12.2 Trademarks........................................................... [23](#page-22-2) 7.9 Electrical Characteristics for OTG Switch................. [6](#page-5-2) 12.3 Electrostatic Discharge Caution............................ [23](#page-22-3) 7.10 Electrical Characteristics for Current Limit and Short 12.4 Glossary................................................................ [23](#page-22-4)

13 Mechanical, Packaging, and Orderable

7.11 Supply Current Consumption.................................. [7](#page-6-1) **Information** ........................................................... [23](#page-22-5)

# **Table of Contents**



# <span id="page-1-0"></span>**5 Revision History**





# <span id="page-2-1"></span><span id="page-2-0"></span>**6 Pin Configuration and Functions**





#### **Pin Functions**



# <span id="page-3-0"></span>**7 Specifications**

## <span id="page-3-1"></span>**7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $<sup>(1)</sup>$ </sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## <span id="page-3-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 500 V may actually have higher performance.

# <span id="page-3-3"></span>**7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)





# <span id="page-4-0"></span>**7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

# <span id="page-4-1"></span>**7.5 Thermal Shutdown**

over operating free-air temperature range (unless otherwise noted)



# <span id="page-4-2"></span>7.6 Electrical Characteristics for EN, FLT, DET, D+, D-, V<sub>BUS</sub>, ID Pins

over operating free-air temperature range (unless otherwise noted)



SLVSBR1F –JANUARY 2013–REVISED JANUARY 2015 **[www.ti.com](http://www.ti.com)**

**STRUMENTS** 

**EXAS** 

# <span id="page-5-0"></span>**7.7 Electrical characteristics for UVLO / OVLO**

over operating free-air temperature range (unless otherwise noted)



# <span id="page-5-1"></span>**7.8 Electrical Characteristics for DET Circuits**

over operating free-air temperature range (unless otherwise noted)



# <span id="page-5-2"></span>**7.9 Electrical Characteristics for OTG Switch**

over operating free-air temperature range (unless otherwise noted)



(1)  $R_{DS(ON)}$  is measured at 25°C



# <span id="page-6-0"></span>**7.10 Electrical Characteristics for Current Limit and Short Circuit Protection**

over operating free-air temperature range (unless otherwise noted)

<span id="page-6-2"></span>

(1) External resistor tolerance is  $\pm 1\%$ 

# <span id="page-6-1"></span>**7.11 Supply Current Consumption**

over operating free-air temperature range (unless otherwise noted)



**[TPD4S214](http://www.ti.com/product/tpd4s214?qgpn=tpd4s214)** SLVSBR1F –JANUARY 2013–REVISED JANUARY 2015 **[www.ti.com](http://www.ti.com)**



## **7.12 Typical Characteristics**

<span id="page-7-0"></span>



#### **Typical Characteristics (continued)**



**[TPD4S214](http://www.ti.com/product/tpd4s214?qgpn=tpd4s214)**

SLVSBR1F –JANUARY 2013–REVISED JANUARY 2015 **[www.ti.com](http://www.ti.com)**



# **Typical Characteristics (continued)**





# <span id="page-10-0"></span>**8 Detailed Description**

## <span id="page-10-1"></span>**8.1 Overview**

The TPD4S214 is a single-chip protection solution for USB On-the-Go and other current limited USB applications. This device includes an integrated low  $R_{DS(ON)}$  N-channel current limited switch for OTG current supply to peripheral devices. TPD4S214 offers low capacitance TVS ESD clamps for the D+, D–, and ID pins for both USB2.0 and USB3.0 applications. The V<sub>BUS</sub> pin can handle continuous voltage ranging from  $-7$  V to 30 V. The OVLO at the V<sub>BUS</sub> pin ensures that if there is a fault condition at the V<sub>BUS</sub> line, TPD4S214 is able to isolate it and protect the internal circuitry from damage. Similarly, the UVLO at the V<sub>OTG\_IN</sub> pin ensures that there is no power drain from the internal OTG supply to external V<sub>BUS</sub> if V<sub>OTG\_IN</sub> droops below a safe operating level.

When EN is high, the OTG switch is activated and the FLT pin indicates whether there is a fault condition. The soft start feature waits 16 ms to turn on the OTG switch after all operating conditions are met. The FLT pin asserts low during any one of the following fault conditions: OVLO ( $V_{BUS} > V_{OVLO}$ ), UVLO condition ( $V_{OTGIN}$  <  $V_{UVLO}$ ) over temperature, over current, short circuit condition, or reverse-current-condition (V<sub>BUS</sub> > V<sub>OTG\_IN</sub>). The OTG switch is turned off during any fault condition. Once the switch is turned off, the IC periodically rechecks the faults internally. If the IC returns to normal operating conditions, the switch turns back on and FLT is reset to high.

There is also a  $V_{BUS}$  detection feature for facilitating USB communication between USB host and peripheral device. If this is not used, the DET pin can be either floating or connected to ground.

# V<sub>OTG\_IN</sub> Internal Band Gap Referance Current Limiting OTG Switch DET VBUS Detection + OVLO  $\neg$   $V_{\text{BUS}}$ UVLO Control Logic + Charge Pump ADJ FLT EN GND D+ D– ID

# <span id="page-10-2"></span>**8.2 Functional Block Diagram**



### <span id="page-11-0"></span>**8.3 Feature Description**

#### 8.3.1 Input Voltage Protection at V<sub>BUS</sub> from -7 V to 30 V

The V<sub>BUS</sub> pin can handle continuous voltage ranging from  $-7$  V to 30 V. The OVLO at the V<sub>BUS</sub> pin ensures that if there is a fault condition at the  $V_{BUS}$  line, TPD4S214 is able to isolate the fault and protect the internal circuitry from damage.

#### **8.3.2 IEC 61000-4-2 Level 4 ESD Protection**

The I/O pins can withstand ESD events up to  $\pm$ 15-kV contact and air gap. An ESD clamp diverts the current to ground.

### 8.3.3 Low R<sub>DS(ON)</sub> N-CH FET Switch for High Efficiency

A Low  $R_{DS(ON)}$  ensures there is minimal voltage loss when supplying high current to OTG devices.

#### **8.3.4 Compliant with USB2.0 and USB3.0 OTG spec**

The capability of TPD4S214 to supply greater than 1.2 A of current on  $V_{BUS}$  meets or exceeds the USB2.0 and USB3.0 OTG specification.

#### **8.3.5 User Adjustable Current Limit From 250 mA to Beyond 1.2 A**

The designer can select the over current protection level by selecting the proper  $R_{ADJ}$ .

#### **8.3.6 Built-in Soft-start**

The soft start feature waits 16 ms to turn on the OTG switch after all operating conditions are met.

#### **8.3.7 Reverse Current Blocking**

If V<sub>BUS</sub> is greater than V<sub>OTG</sub> IN by 50 mV, the OTG switch is disabled in 17.5 ms.

#### 8.3.8 Over Voltage Lock Out for V<sub>BUS</sub>

OVLO ensures that an over voltage condition on  $V_{\text{BUS}}$  disables the OTG switch to protect the system.

#### 8.3.9 Under Voltage Lock Out for V<sub>OTG\_IN</sub>

UVLO ensures that an under voltage condition on  $V_{BUS}$  disables the OTG switch to protect the system.

#### **8.3.10 Thermal Shutdown and Short Circuit Protection**

TPD4S214 has an over-temperature protection circuit to protect against system faults or improper use. The basic function of the thermal shutdown (TSD) circuit is to sense when the junction temperature has exceeded the absolute maximum rating and shut down the device until the junction temperature has cooled to a safe level. Short circuit protection prevents any damaging current demand from the system.

#### **8.3.11 Auto Retry on any Fault; no Latching off States**

In any fault condition, TPD4S214 will reassess  $V_{BUS}$ ,  $V_{OTG}$ <sub>IN</sub>, and thermal conditions until a safe state is reached and then enable the OTG switch, eliminating any latched off states.

#### **8.3.12 Integrated V<sub>BUS</sub> Detection Circuit**

TPD4S214 has a  $V_{BUS}$  detection feature facilitating communication between the USB host and peripheral device. The use of this feature is optional.

#### **8.3.13 Low Capacitance TVS ESD Clamp for USB2.0 High Speed Data Rate**

The High Speed data lines have a capacitance less than 2 pF, supporting a bandwidth greater than 3 GHz. This easily accommodates the 480-Mbps data rate defined in the USB2.0 specification.



#### **Feature Description (continued)**

#### **8.3.14 Internal 16ms Startup Delay**

### **8.3.15 Space Saving WCSP (12-YFF) Package**

The  $1.69$  mm  $\times$   $1.39$  mm (Max) WCSP package is valuable in space constrained designs.

#### **8.3.16 Inrush Current Protection**

As soon as TPD4S214 is enabled, its logic block detects the presence of any fault conditions highlighted in [Table 2.](#page-16-2) In the absence of any fault condition, a counter waits for 16 ms, after which a 1-µA trickle charge slowly turns on the main switch. During the inrush period, the peak inrush current will be limited to no more than the current limit set by the external resistor  $R_{ADJ}$ .

#### **8.3.17 Input Capacitor (Optional)**

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between  $V_{\text{OTG-IN}}$  and GND. A 10-µF ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### **8.3.18 Output Capacitor (Optional)**

Due to the integrated body diode in the NMOS switch, a  $C_{IN}$  greater than  $C_{LOAD}$  is highly recommended. A  $C_{LOAD}$ greater than C<sub>IN</sub> can cause V<sub>BUS</sub> to exceed V<sub>OTG\_IN</sub> when the system supply is removed. A C<sub>IN</sub> to C<sub>LOAD</sub> ratio of 10 to 1 is recommended for minimizing  $V_{\text{OTG\_IN}}$  dip caused by inrush currents during startup.

#### **8.3.19 Current Limit**

The TPD4S214 provides current limiting protection, which is set by an external resistor connected from the ADJ pin to ground shown in [Figure 18.](#page-12-0) The current limiting threshold  $I_{QCP}$  is set by the external resistor  $R_{ADJ}$ . [Figure 19](#page-12-1) shows the typical current limit for a corresponding  $R_{ADJ}$  value with  $\pm 1\%$  tolerance across the operating temperature range.



**Figure 18. Current Limit Diagram**

$$
R_{ADJ} = \frac{55.358}{I_{OCP}}
$$

<span id="page-12-0"></span>Where:

 $R_{ADJ}$  = external resistor used to set the current limit (kΩ)

 $I_{OCP}$  = current limit set by the external  $R_{ADJ}$  resistor (A)

 $R_{AD,j}$  is placed between the ADJ pin and ground, shown in [Figure 18,](#page-12-0) providing a maximum current limit between 250 mA and 1.2 A.

#### <span id="page-12-1"></span>Copyright © 2013–2015, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBR1F&partnum=TPD4S214)* 13

(1)

SLVSBR1F –JANUARY 2013–REVISED JANUARY 2015 **[www.ti.com](http://www.ti.com)**



#### **Feature Description (continued)**

**[TPD4S214](http://www.ti.com/product/tpd4s214?qgpn=tpd4s214)**



The temperature derating curve shown in [Figure 20](#page-12-1) graphs the line where TPD4S214 will have a Mean Time Before Failure (MTBF) of 5 years at a 100% duty cycle for a given junction temperature, T<sub>j</sub>, and current on V<sub>BUS</sub>, or I<sub>BUS</sub>. MTBF of 5 years at a 100% duty cycle is equivalent to 7.5 years at a 75% duty cycle, or 10 years at a 50% duty cycle. See [Equation 2](#page-13-0) to calculate the junction temperature. If a current and junction temperature point lie below the curve on the graph then the MTBF will exceed 5 years at a 100% duty cycle, or its equivalent. If above the curve, the MTBF will be decreased.

#### **8.3.20 Thermal Shutdown**

When the device is ON, current flowing through the device will cause the device to heat up. Overheating can lead to permanent damage to the device. To prevent this, an over temperature protection has been designed into the device. Whenever the junction temperature exceeds 141ºC, the switch will turn off, thereby limiting the temperature. Once the device cools down to below 125<sup>o</sup>C the switch will turn on if the EN is active and the  $V_{BUS}$ voltage is within the UVLO and OVP thresholds. While the over temperature protection in the device will not kickin unless the die temperature reaches 141ºC, it is generally recommended that care is taken to keep the junction temperature below 125ºC. Operation of the device above 125ºC for extended periods of time can affect the longterm reliability of the part.

The junction temperature of the device can be calculated using the below formula:

<span id="page-13-0"></span>



#### **Feature Description (continued)**

This implies that, at an ambient temperature of 85ºC, TPD4S214 can pass a continuous 0.5 A without sustaining damage. Conversely, the above calculation can also be used to calculate the total continuous current the TPD4S214 can handle at any given temperature.

The MTBF can be estimated by examining [Figure 20](#page-12-1). Locating 0.5 A and 91.7 °C, the point is below the curve. This implies that the MTBF for this calculation is longer than 5 years at a 100% duty cycle. If the duty cycle is 50% then MTBF exceeds 10 years.

#### **8.3.21 VBUS Detection**

There are several important protocols defined in [OTG and EH Supplement] that governs communication between Targeted Hosts (A-device) and USB peripherals (B-device). Communication between host and peripheral is usually done on the ID pin only. In the case when two OTG devices that could both act as either host or peripheral are connected, measuring voltage level on  $V_{\text{BUS}}$  will aid in the handshaking process. If an embedded host instead of a USB peripheral is connected to the OTG device, OTG charging would not be required and the system's OTG source should remain off to conserve power. The TPD4S214  $V_{\text{BUS}}$  detection block aids power conservation and is powered from  $V_{BUS}$ . See [Functional Block Diagram](#page-10-2). The DET pin is an open drain PMOS output with default state low.

In the event when an A-plug is attached, the system detects ID pin as FALSE, in which case ID pin resistance to ground is less than 10 Ω. For a B-plug, the system detects ID pin as TRUE and ID pin resistance to ground is greater than 100 kΩ. For the system to power a USB device through OTG switch once it is connected, voltage on  $V_{BUS}$  should remain below  $V_{BUS}$  <sub>VALID MIN</sub> within T<sub>A VBUS</sub> ATT of the ID pin becoming FALSE. After this event, the system confirms that the USB device requires power and enables both TPD4S214 and OTG source. However, if  $\rm{V_{BUS\_VALID}}$  is detected on  $\rm{V_{BUS}}$  within  $\rm{T_{A\_VBUS\_ATT}}$  of the ID pin becoming FALSE, there is either a system error or the device connected does not require charging. OTG source remains switched off and the entire sequence would restart when the system detects another FALSE on the ID pin.





 $X = Don't Care, H = Signal High, and L = Signal Low$ 

[Figure 21](#page-15-0) and [Figure 22](#page-15-1) shows suggested system level timing diagrams for detecting  $V_{BUS}$  according to [OTG and EH Supplement]. [Figure 28](#page-19-0) shows the application diagram. In [Figure 21](#page-15-0), DET pin remains low after ID pin becomes FALSE, indicating there is not an active voltage source on V<sub>BUS</sub>. The USB controller proceeds to turn on OTG 5-V source and the TPD4S214 respectively; this sequence is recommended because TPD4S214 is powered through the OTG source. After a period of  $t_{ON}$ , current starts to flow through the OTG switch and  $V_{BUS}$  is ramped to the voltage level of  $V_{\text{OTG IN}}$ .



**Figure 21. Timing Diagram for Valid USB Device**

<span id="page-15-0"></span>In [Figure 22,](#page-15-1) DET pin toggles high after an active voltage is detected on V<sub>BUS</sub> within T<sub>A\_VBUS\_ATT</sub>. This indicates that the USB device attached is not suitable for OTG charging and both OTG 5-V source and TPD4S214 remain off.



<span id="page-15-1"></span>

**EXAS** 

**NSTRUMENTS** 



#### **8.3.22 Test Configuration**



**Figure 23. Inrush Current Test Configuration.**

<span id="page-16-1"></span>Enable is toggled from low to high. See the *[Application Information](#page-17-0)* section for C<sub>IN</sub> and C<sub>LOAD</sub> value recommendations.

### <span id="page-16-0"></span>**8.4 Device Functional Modes**

<span id="page-16-2"></span>

#### **Table 2. Device Operation**



# <span id="page-17-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-17-1"></span>**9.1 Application Information**

A USB OTG device's one and only connector is the AB receptacle, which accepts either an A or B plug. When an A-plug is inserted, the OTG device is called the A-device and when a B-plug is inserted it is called the Bdevice. A-device is often times referred to as "Targeted Host" and B-device as "USB peripheral". TPD4S214 supports an OTG device when TPD4S214's system is acting as an A-device and powering the USB interface. The TPD4S214 may also be used in non-OTG applications where it resides on the current source side.

## <span id="page-17-2"></span>**9.2 Typical Application**

The TPD4S214 is placed next to the USB connector to provide over voltage, over current, and ESD protection for the OTG 5-V source and USB Controller.

### **9.2.1 USB 2.0 Without Using On-chip V<sub>BUS</sub> Detect**

An example using TPD4S214 to protect an OTG 5-V source and USB 2.0 Controller is shown below. This USB Controller does not utilize  $V_{BUS}$  detection with the DET pin, so DET is tied to GND. TPD4S214 is placed in the transmitter channel immediately adjacent to the USB connector. The D<sub>+</sub>, D-, ID pins on TPD4S214 are interchangeable so that each can protect either of the  $D_{+}$ ,  $D_{-}$ , ID pins on the USB connector, the naming convention is just a suggestion.





 $C_{\text{OTG}}$  and C<sub>BUS</sub> have minimum recommended values of 1  $\mu$ F each



## **Typical Application (continued)**

### *9.2.1.1 Design Requirements*

For this example, use the following table as input parameters:



#### *9.2.1.2 Detailed Design Procedure*

To begin the design process, determine the maximum current expected under normal usage. In this example, the maximum expected current is 500 mA so an R<sub>ADJ</sub> of 100 kΩ was selected to begin current limiting at around 550 mA and protect the OTG system. Fault conditions are monitored by the USB controller by using the FLT Pin. DET is not used and is grounded and can optionally be left floating instead.

#### *9.2.1.3 Application Curves*

<span id="page-18-0"></span>

SLVSBR1F –JANUARY 2013–REVISED JANUARY 2015 **[www.ti.com](http://www.ti.com)**



#### **9.2.2 USB 2.0 Using On-chip V<sub>BUS</sub> Detect**

An example using TPD4S214 to protect an OTG 5-V source and USB 2.0 Controller is shown below. This USB Controller monitors  $V_{BUS}$  detection with the DET pin. This can be advantageous when a peripheral with an Embedded Host is attached. In this case, if there is a valid voltage present on  $V_{BUS}$  there is no need to provide OTG power, so the USB Controller can be programmed to disable the OTG 5-V source, resulting in a power savings. The D+, D-, ID pins on TPD4S214 are interchangeable so that each can protect either of the D+, D-, ID pins on the USB connector, the naming convention is just a suggestion.



**Figure 28. USB 2.0 Application Diagram Using On-chip V<sub>BUS</sub> Detect** 

<span id="page-19-0"></span> $C_{\text{OTG}}$  and C<sub>BUS</sub> each have minimum recommended values of 1  $\mu$ F

### *9.2.2.1 Design Requirements*

For this example, use the following table as input parameters:



#### *9.2.2.2 Detailed Design Procedure*

To begin the design process, determine the maximum current expected under normal usage. In this example, the maximum expected current is 500 mA so an R<sub>ADJ</sub> of 100 kΩ was selected to begin current limiting at around 550 mA and protect the OTG system. Fault conditions are monitored by the USB controller by using the FLT Pin. DET Pin is used to facilitate detecting between a USB host and peripheral device on  $V_{\text{BUS}}$ .

### *9.2.2.3 Application Curves*

Refer to *[Application Curves](#page-18-0)* for related application curves.



#### 9.2.3 USB 3.0 Without Using On-chip V<sub>BUS</sub> Detect

An example using TPD4S214 to protect an OTG 5-V source and USB 3.0 Controller is shown below. This USB Controller does not utilize  $V_{BUS}$  detection with the DET pin, so it is tied to GND. The D+, D-, ID pins on TPD4S214 are interchangeable so that each can protect either of the D+, D-, ID pins on the USB connector, the naming convention is just a suggestion.



 ${}^*C_{\text{BUS}}$  and  $C_{\text{OTG}}$  each have minimum recommended values of 1 µF

### **Figure 29. USB 3.0 Application Diagram Without Using On-chip V<sub>BUS</sub> Detect**

#### *9.2.3.1 Design Requirements*

For this example, use the following table as input parameters:



#### *9.2.3.2 Detailed Design Procedure*

To begin the design process, determine the maximum current expected under normal usage. In this example, the maximum expected current is 900 mA so an R<sub>ADJ</sub> of 56 kΩ was selected to begin current limiting at around 1 A and protect the OTG system. Fault conditions are monitored by the USB controller by the FLT Pin. DET is not used and is grounded and can optionally be left floating instead.

#### *9.2.3.3 Application Curves*

Refer to *[Application Curves](#page-18-0)* for related application curves.



# <span id="page-21-0"></span>**10 Power Supply Recommendations**

TPD4S214 Is designed to receive power from an OTG 5-V power source. It can operate normally (nFET ON) between 3.8 V and 5.55 V. Thus, the power supply (with a ripple of  $V_{RIPPI,F}$ ) requirement for TPD4S214 to be able to switch the nFET ON is between 3.8 V +  $V_{RIPPLE}$  and 5.55 V –  $V_{RIPPLE}$ .

# <span id="page-21-1"></span>**11 Layout**

## <span id="page-21-2"></span>**11.1 Layout Guidelines**

- The optimum placement is as close to the connector as possible.
	- EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. Therefore, the PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Avoid using VIAs between the connecter and an I/O protection pin on TPD4S214.
- Avoid 90º turns in traces.
	- Electric fields tend to build up on corners, increasing EMI coupling.
- Minimize impedance on the path to GND for maximum ESD dissipation.
- The capacitors on  $V_{BUS}$  and  $V_{OTG}$  IN should be placed close to their respective pins on TDP4S214.

# <span id="page-21-3"></span>**11.2 Layout Example**



**Figure 30. TPD4S214 Layout Example**

Successful dissipation of an ESD event is largely dependent on minimizing the impedance along the designated electrical path to ground. For this reason any TVS, including TPD4S214, needs to have the lowest possible impedance to GND. The BGA footprint of this device constrains the path to ground through a VIA in the GND pad of TPD4S214. Due to the "skin effect," maximizing the surface area of the VIA minimizes the impedance of the path to GND. For this reason make both the VIA pad diameter and the VIA drill diameter as large as possible, thus maximizing the surface area of the outside of the VIA surface and the inside of the VIA surface. The GND plane should not be broken in the vicinity of the GND VIA. If possible, attaching the GND VIA to a GND plane on multiple layers minimizes the impedance. The GND VIA should be filled with a non-conductive filler (like epoxy) as opposed to a conductive filler, in order to keep the surface area of the inside of the VIA created by the drill. The GND VIA should be plated over at the SMD pad.



# <span id="page-22-0"></span>**12 Device and Documentation Support**

## <span id="page-22-1"></span>**12.1 Documentation Support**

#### **12.1.1 Related Documentation**

OTG and EH Supplement: *On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification*, July 14th, 2011. [www.usb.org](http://www.usb.org)

#### <span id="page-22-2"></span>**12.2 Trademarks**

All trademarks are the property of their respective owners.

#### <span id="page-22-3"></span>**12.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## <span id="page-22-4"></span>**12.4 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# <span id="page-22-5"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

# **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**









www.ti.com www.ti.com 1-Dec-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **YFF0012 DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **YFF0012 DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



# **EXAMPLE STENCIL DESIGN**

# **YFF0012 DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated