



# Quad 2-Input Multiplexer With Storage


**ELECTRICALLY TESTED PER:  
MIL-M-38510/30909**

The 54LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The select data is transferred to the output register synchronous with the HIGH-to-LOW transition of the Clock input.

The 'LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.

- Select From Two Data Sources
- Fully Edge-Triggered Operation
- Typical Power Dissipation of 65 mW
- Input Clamp Diodes Limit High-Speed Termination Effects

### LOGIC DIAGRAM



5

## Military 54LS298



### AVAILABLE AS:

- 1) JAN: JM38510/30909BXA
- 2) SMD: 7601901
- 3) 883: 54LS298/BXAJC

**X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

**THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.**

### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
B <sub>2</sub>	1	1	2	V <sub>CC</sub>
A <sub>2</sub>	2	2	3	V <sub>CC</sub>
A <sub>1</sub>	3	3	4	V <sub>CC</sub>
B <sub>1</sub>	4	4	5	V <sub>CC</sub>
C <sub>2</sub>	5	5	7	V <sub>CC</sub>
D <sub>2</sub>	6	6	8	V <sub>CC</sub>
D <sub>1</sub>	7	7	9	V <sub>CC</sub>
GND	8	8	10	GND
C <sub>1</sub>	9	9	12	V <sub>CC</sub>
WS	10	10	13	V <sub>CC</sub>
CP	11	11	14	V <sub>CC</sub>
Q <sub>D</sub>	12	12	15	OPEN
Q <sub>C</sub>	13	13	17	OPEN
Q <sub>B</sub>	14	14	18	OPEN
Q <sub>A</sub>	15	15	19	OPEN
V <sub>CC</sub>	16	16	20	V <sub>CC</sub>


### BURN-IN CONDITIONS:

**V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX**

**FUNCTIONAL DESCRIPTION**

The 'LS298 is a high-speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select (WS). The select data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input ( $\overline{CP}$ ). The 4-bit output register is fully edge-triggered. The Data inputs ( $A_n, B_n, C_n, D_n$ ) and Select input (WS) must be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predictable operation.


**CONNECTION DIAGRAM**




TRUTH TABLE			
Inputs			Output
WS	$A_n, B_n$	$C_n, D_n$	$Q_n$
l	l	X	L
l	h	X	H
h	X	l	L
h	X	h	H

L = LOW Voltage Level  
 H = HIGH Voltage Level  
 X = Don't Care  
 l = Low Voltage Level one setup time prior to the HIGH-to-LOW clock transition  
 h = HIGH Voltage Level one setup time prior to the HIGH-to-LOW clock transition.


**SWITCHING TEST CIRCUIT AND WAVEFORMS**



**HIGH-LEVEL DATA**



**LOW-LEVEL DATA**



- NOTES:**
- Input pulse characteristics: PRR  $\leq$  1.0 MHz,  $t_r = 6.0$  ns,  $t_f = 6.0$  ns,  $t_p(\text{data}) = 20$  ns,  $t_p(\text{clock}) = 20$  ns,  $t_{\text{setup}} = 15$  ns and  $t_{\text{hold}} = 5.0$  ns.
  - $C_L = 50$  pF  $\pm$  10% including probe and jig capacitance.
  - $R_L = 2.0$  k $\Omega$   $\pm$  5.0%, all diodes are 1N3064 or equivalents.
  - Terminal conditions (pins not designated may be high  $\geq$  2.0 V, low  $\leq$  0.7 V, or open).

54LS298

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 0.4 mA, V <sub>IH</sub> = 2.0 V, WS = 2.0 V, other inputs are open, CP = (See Note 1).
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IL</sub> = 0.7 V, WS = 0.7 V, other inputs are open, CP = (See Note 1).
V <sub>IC</sub>	Input Clamping Voltage		- 1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = - 18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, WS = GND, 5.5 V or (2.7 V), other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, WS = GND or 5.5 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	- 15	- 100	- 15	- 100	- 15	- 100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, other inputs are open, WS = GND, V <sub>OUT</sub> = GND, CP = (See Note 1).
I <sub>IL1</sub>	Logical "0" Input Current	- 0.16	- 0.4	- 0.16	- 0.4	- 0.16	- 0.4	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, WS = 5.5 V or GND, other inputs are open.
I <sub>IL2</sub>	Logical "0" Input Current	- 0.12	- 0.36	- 0.12	- 0.36	- 0.12	- 0.36	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> (CP, WS) = 0.4 V, other inputs are open.
I <sub>CC</sub>	Power Supply Current Off		21		21		21	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND all inputs, CP = (See Note 2).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

5

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub>	Propagation Delay Clock to Q <sub>n</sub>	3.0	37	5.0	48	5.0	48	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ
t <sub>PLH1</sub>	Propagation Delay Clock to Q <sub>n</sub>	3.0	32	5.0	43	5.0	43	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ

NOTES:

1. Apply normal Clock pulse.
2. Apply ≥ 3.0 V pulse, then ground, then measure.