



SCAS302J-JANUARY 1993-REVISED AUGUST 2005

FEATURES

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 7.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})



- I_{off} Supports Partial-Power-Down Mode
 Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The SN54LVC646A octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC646A octal bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

T _A	PA	ACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – DW	Tube of 25	SN74LVC646ADW	
	50IC - DW	Reel of 2000	SN74LVC646ADWR	LVC646A
	SOP – NS	Reel of 2000	SN74LVC646ANSR	LVC646A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC646ADBR	LC646A
		Tube of 60	SN74LVC646APW	
	TSSOP – PW	Reel of 2000	SN74LVC646APWR	LC646A
		Reel of 250	SN74LVC646APWT	
	CDIP – JT	Tube of 15	SNJ54LVC646AJT	SNJ54LVC646AJT
–55°C to 125°C	CFP – W	Tube of 85	SNJ54LVC646AW	SNJ54LVC646AW
	LCCC – FK	Tube of 42	SNJ54LVC646AFK	SNJ54LVC646AFK

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS www.ti.com

SCAS302J-JANUARY 1993-REVISED AUGUST 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC646A devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data is stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


		INP	UTS			DAT	A I/O	OPERATION OR
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	FUNCTION
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified ⁽¹⁾	Store A, B unspecified ⁽¹⁾
Х	Х	Х	\uparrow	Х	Х	Unspecified ⁽¹⁾	Input	Store B, A unspecified ⁽¹⁾
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store and B data
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

FUNCTION TABLE

(1) The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCAS302J-JANUARY 1993-REVISED AUGUST 2005





SCAS302J-JANUARY 1993-REVISED AUGUST 2005



LOGIC DIAGRAM (POSITIVE LOGIC) 0E _____ 3 DIR -23 CLKBA -22 SBA -1 CLKAB -2 SAB -**One of Eight Channels** 1D C1 -4 A1 -20 B1 1D > C1

To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.

SCAS302J-JANUARY 1993-REVISED AUGUST 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impo	edance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	·		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
		DB package		63	
0	$\mathbf{P}_{\mathbf{r}}$	DW package		46	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	NS package		65	-C/VV
		PW package		88	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The value of V_{CC} is provided in the recommended operating conditions table. (2)

(3)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			SN54LVC	646A	SN74LV	C646A	
			MIN	MAX	MIN	MAX	UNIT
	Currely uslike as	Operating	2	3.6	1.65	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		1.5		V
		V _{CC} = 1.65 V to 1.95 V			$0.65 \times V_{CC}$		
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		
		V _{CC} = 1.65 V to 1.95 V				$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V				0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8	
VI	Input voltage	·	0	5.5		5.5	V
		High or low state	0	V _{CC}		V _{CC}	V
Vo	Output voltage	3-state	0	5.5		5.5	v
		V _{CC} = 1.65 V				-4	
	Ligh lovel output ourrest	V _{CC} = 2.3 V				-8	mA
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		-12	mA
		$V_{CC} = 3 V$		-24		-24	
		V _{CC} = 1.65 V				4	
		V _{CC} = 2.3 V				8	~ ^
l _{ol}	Low-level output current	V _{CC} = 2.7 V		12		12	mA
		$V_{CC} = 3 V$		24		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10		10	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCAS302J-JANUARY 1993-REVISED AUGUST 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEAT CONDITIONS		SN54	LVC646A	SN74	LVC646A	
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	MIN	TYP ⁽¹⁾ MAX	UNIT
	1 100 1	1.65 V to 3.6 V			V _{CC} – 0.2		
	I _{OH} = −100 μA	2.7 V to 3.6 V	$V_{CC} - 0.2$				
	$I_{OH} = -4 \text{ mA}$	1.65 V			1.2		
V _{OH}	$I_{OH} = -8 \text{ mA}$	2.3 V			1.7		V
	10	2.7 V	2.2		2.2		
	$I_{OH} = -12 \text{ mA}$	3 V	2.4		2.4		
	I _{OH} = -24 mA	3 V	2.2		2.2		
	1	1.65 V to 3.6 V				0.2	
	I _{OL} = 100 μA	2.7 V to 3.6 V		0.2			
	I _{OL} = 4 mA	1.65 V				0.45	v
V _{OL}	I _{OL} = 8 mA	2.3 V				0.7	v
	I _{OL} = 12 mA	2.7 V		0.4		0.4	
	I _{OL} = 24 mA	3 V		0.55		0.55	
I _I Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$	3.6 V		±5		±5	μΑ
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0				±10	μA
I _{OZ} ⁽²⁾	$V_0 = 0$ to 5.5 V	3.6 V		±15		±10	μA
1	$V_{I} = V_{CC}$ or GND	2.6.1/		10		10	۵
I _{CC}	$I_{O} = 0$ 3.6 V \leq V _I \leq 5.5 V ⁽³⁾	3.6 V		10		10	μA
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500		500	μA
							1

Texas INSTRUMENTS

www.ti.com

4.5

7.5

pF

pF

Control Ci $V_I = V_{CC}$ or GND 3.3 V 4.5 inputs A or B Cio $V_{O} = V_{CC}$ or GND 3.3 V 7.5 port

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. For I/O ports, the parameter I_{OZ} includes the input leakage current. This applies in the disabled state only.

(2) (3)

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LV	C646A			
		V _{CC} = 2	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency		150		150	MHz	
t _w	Pulse duration	3.3		3.3		ns	
t _{su}	Setup time, data before CLK [↑]	1.6		1.5		ns	
t _h	Hold time, data after CLK↑	1.7		1.7		ns	



SCAS302J-JANUARY 1993-REVISED AUGUST 2005

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN74LVC646A							
		V _{CC} = ± 0.1	V _{CC} = 1.8 V ± 0.18 V		V_{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		(1)		(1)		150		150	MHz
tw	Pulse duration	(1)		(1)		3.3		3.3		ns
t _{su}	Setup time, data before CLK [↑]	(1)		(1)		1.6		1.5		ns
t _h	Hold time, data after CLK↑	(1)		(1)		1.7		1.7		ns

(1) This information was not available at the time of publication.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LV	/C646A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
	A or B	B or A		7.9	1	7.4	
t _{pd}	CLK	A as D		8.8	1	8.4	ns
	SBA or SAB	A or B		9.9	1	8.6	
t _{en}	ŌĒ	А		10.2	1	8.2	ns
t _{dis}	OE	А		8.9	1	7.5	ns
t _{en}	DIR	В		10.4	1	8.3	ns
t _{dis}	DIR	В		8.7	1	7.9	ns

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		TO (OUTPUT)	SN74LVC646A								
PARAMETER	FROM (INPUT)			V _{CC} = 1.8 V ± 0.15 V		V_{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		(1)		150		150		MHz
	A or B	B or A	(1)	(1)	(1)	(1)		7.9	1	7.4	
t _{pd}	CLK	A or B	(1)	(1)	(1)	(1)		8.8	1	8.4	ns
	SBA or SAB	AULP	(1)	(1)	(1)	(1)		9.9	1	8.6	
t _{en}	OE	А	(1)	(1)	(1)	(1)		10.2	1	8.2	ns
t _{dis}	OE	А	(1)	(1)	(1)	(1)		8.9	1	7.5	ns
t _{en}	DIR	В	(1)	(1)	(1)	(1)		10.4	1	8.3	ns
t _{dis}	DIR	В	(1)	(1)	(1)	(1)		8.7	1	7.9	ns

(1) This information was not available at the time of publication.

SCAS302J-JANUARY 1993-REVISED AUGUST 2005



Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	75	۳Ē
Cpu	per transceiver	Outputs disabled		(1)	(1)	9	pF

(1) This information was not available at the time of publication.

SCAS302J-JANUARY 1993-REVISED AUGUST 2005


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND


v	INPUTS		N	V	•	_	V
V _{CC}	vı	t _r /t _f	VM	V _{LOAD}	CL	RL	V_{Δ}
$1.8~V\pm0.15~V$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



OLTAGE WAVEFORMS PULSE DURATION







ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device		Package Type		Pins	-		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN74LVC646ADBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples
SN74LVC646ADW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC646A	Samples
SN74LVC646APW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples
SN74LVC646APWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC646ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC646APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC646ADBR	SSOP	DB	24	2000	356.0	356.0	35.0
SN74LVC646APWR	TSSOP	PW	24	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVC646ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVC646APW	PW	TSSOP	24	60	530	10.2	3600	3.5

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated