3.0 A, 2.4 MHz, Digitally Programmable Buck Regulator

Descriptions

The FAN53528 is a step−down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V. The output voltage is programmed through an $I²C$ interface capable of operating up to 3.4 MHz.

Using a proprietary architecture with synchronous rectification, the FAN53528 is capable of delivering 3.0 A continuous at over 80% efficiency, maintaining that efficiency at load currents as low as 10 mA. The regulator operates at a nominal fixed frequency of 2.4 MHz, which reduces the value of the external components. Additional output capacitance can be added to improve regulation during load transients without affecting stability.

At moderate and light−loads, Pulse Frequency Modulation (PFM) is used to operate in Power−Save Mode with a typical quiescent current of 50 mA at room temperature. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed−frequency control, operating at 2.4 MHz. In Shutdown Mode, the supply current drops below 1 mA, reducing power consumption. PFM Mode can be disabled if fixed frequency is desired. The FAN53528 is available in a 15−bump, 1.310 mm × 2.015 mm, 0.4 mm ball pitch WLCSP.

Features

- Fixed−Frequency Operation: 2.4 MHz
- Best−in−Class Load Transient
- Continuous Output Current Capability: 3.0 A
- 2.5 V to 5.5 V Input Voltage Range
- Digitally Programmable Output Voltage: • 0.35 V to 1.14375 V in 6.25 mV Steps
- Programmable Slew Rate for Voltage Transitions
- I ²C−Compatible Interface Up to 3.4 Mbps
- PFM Mode for High Efficiency in Light-Load
- Quiescent Current in PFM Mode: 50 µA (Typical)
- Input Under−Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 15−Bump Wafer−Level Chip Scale Package (WLCSP)

Applications

- Application, Graphic, and DSP Processors
	- \bullet ARM[™], Tegra[™], OMAP[™], NovaThor[™], ARMADA[™], Krait[™], etc.
- Hard Disk Drives, LPDDR3, LPDDR4
- Tablets, Netbooks, Ultra−Mobile PCs
- Smart Phones
- Gaming Devices

www.onsemi.com

WLCSP−15 CASE 567QS

MARKING DIAGRAM

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Figure 1. Typical Application

PACKAGE MARKING AND ORDERING INFORMATION

ÜFor information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This device is not released yet.

RECOMMENDED EXTERNAL COMPONENTS

Table 1. RECOMMENDED EXTERNAL COMPONENTS FOR 3.0 A MAXIMUM LOAD CURRENT

1. L1 Alternative can be used if not following reference design. C_{BY} is recommended to reduce any high frequency component on VIN bus. $\mathrm{C_{BY}}$ is optional and used to filter any high frequency component on VIN bus.

Table 2. RECOMMENDED INDUCTORS

2. I_{SAT} where the dc current drops the inductance by 30%.

PIN CONFIGURATION

Figure 2. Pin Configuration

Table 3. PIN DEFINITIONS

Table 4. ABSOLUTE MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. Lesser of 7V or V_{IN} + 0.3 V.

Table 5. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 6. THERMAL PROPERTIES

4. Junction−to−ambient thermal resistance is a function of application and board layout. This data is simulated with four−layer 2s2p boards with vias in accordance to JESD51− JEDEC standard. Special attention must be paid not to exceed the junction temperature

Table 7. ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at V_{IN} = 3.6 V, T_A = −40°C to +85°C, unless otherwise noted. Typical values are at T_A = 25°C, V_{IN} = 3.6 V, V_{OUT} = 0.4 V and EN = 1.8 V.

Differential Nonlinearity (Note 5) 0.5 CSB

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Monotonicity assured by design.

Table 8. SYSTEM CHARACTERISTICS

The following system characteristics are guaranteed by design and are not performed in production testing. Recommended operating conditions, unless otherwise noted, V_{IN} = 2.5 V to 5.5 V, T_A = -40° C to +85 $^{\circ}$ C, V_{OUT} = 0.4 V.

Typical values are given at $T_A = 25^\circ \text{C}$, V_{IN} = 3.6 V. System characteristics are based on circuit per [Figure 1.](#page-1-0)

L = 0.33 mH, DFE201610E–R33M (TOKO), C_{IN} = 1 × 4.7 µF, 10 V, 0603 (1608 metric), C1608X5R1A475K (TDK) and C_{OUT} = 2 × 22 µF (6.3 V, 0603, TDK C1608X5R0J226M080AC) + 4 \times 100 µF (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1 \times 4.7 µF (6.3 V, 0402, TDK C1005X5R0J475M050BC).

Table 9. I2C TIMING SPECIFICATIONS

Guaranteed by design.

Table [9](#page-5-0). I2C TIMING SPECIFICATIONS (continued)

Guaranteed by design.

Table [9](#page-5-0). I2C TIMING SPECIFICATIONS (continued) Guaranteed by design.

Timing Diagrams

Figure 3. I2C Interface Timing for Fast Plus, Fast, and Slow Modes

Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 4. I2C Interface Timing for High−Speed Mode

TYPICAL CHARACTERISTICS

Unless otherwise specified, V_{IN} = 3.6 V, V_{OUT} = 0.4 V, Auto Mode, T_A = 25°C; circuit and components according to Figure [1](#page-1-0) and Table [1.](#page-1-0)

Figure 7. Output Regulation vs. Load Current and Input Voltage, V_{OUT} = 0.4 V, Auto Mode

Figure 6. Efficiency vs. Load Current and Temperature, V_{IN} = 3.6 V, V_{OUT} = 0.4 V, Auto Mode

Figure 8. Frequency vs. Load Current and Input Voltage, $V_{OUT} = 0.65$ **V, Auto Mode**

Figure 10. Shutdown Current vs. Input Voltage and Temperature

TYPICAL CHARACTERISTICS (continued)

Unless otherwise specified, V_{IN} = 3.6 V, V_{OUT} = 0.4 V, Auto Mode, T_A = 25°C; circuit and components according to Figure [1](#page-1-0) and Table [1.](#page-1-0)

Figure 11. Output Ripple, V_{IN} **= 3.6 V,** V_{OUT} **= 0.65 V, 20 mA Load**

Figure 12. Output Ripple, V_{IN} **= 3.6 V,** V_{OUT} **= 0.65 V, 770 mA Load**

Figure 13. Line Transient, V_{IN} = 3.0 V \Leftrightarrow 3.6 V, V_{OUT} = 0.4 V, **10 s Edge, 100 mA Load, Forced PWM Mode**

TYPICAL CHARACTERISTICS (continued)

Unless otherwise specified, V_{IN} = 3.6 V, V_{OUT} = 0.4 V, Auto Mode, T_A = 25°C; circuit and components according to Figure [1](#page-1-0) and Table [1.](#page-1-0)

Figure 17. Startup, VIN = 3.6 V, VOUT = 0.65 V, 200 mA Load, with 5 ms EN Delay, Auto Mode

OPERATING DESCRIPTION

The FAN53528 is a step−down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53528 is capable of delivering 3.0 A at over 80% efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH or 470 nH for the output inductor and 44 μ F for the output capacitor. High efficiency is maintained at light load with single−pulse PFM.

An I²C–compatible interface allows transfers up to 3.4 Mbps. This communication interface can be used to:

- Dynamically re−program the output voltage in 6.25 mV increments;
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable/disable the regulator.

Control Scheme

The FAN53528 uses a proprietary non−linear, fixed−frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light−loads, the FAN53528 operates in Discontinuous Current Mode (DCM) single−pulse PFM, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bits in the CONTROL register in combination with the state of the VSEL pin. See table in the Control Register 02h.

Enable and Soft−Start

When the EN pin is LOW; the IC is shut down, all internal circuits are off, and the part draws very little current. In this state, I^2C can be written to or read from as long as input voltage is above the UVLO. The registers keep the content when the EN pin is LOW. The registers are reset to default values during a Power On Reset (POR). When the OUTPUT_DISCHARGE bit in the Control register is enabled (logic HIGH) and the EN pin is LOW or the BUCK ENx bit is LOW, an 11 Ω load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK_ENx bit is HIGH activates the part and begins the soft−start cycle. For option EUC48X, there is 5 ms delay time from EN HIGH to V_{OUT} start soft−start. And for options FAN53528BUC08X, FAN53528GUC48X and FAN53528DUC40X, there is no EN Delay. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited, allowing the IC to start into a pre−charged capacitive load.

Figure 18. EN Delay

If large values of output capacitance are used, the regulator may fail to start. The maximum C_{OUT} capacitance for starting with a heavy constant−current load is approximately:

$$
C_{\text{OUTMAX}} \approx (I_{\text{LMPK}} - I_{\text{LOAD}}) \times \frac{320\mu}{V_{\text{OUT}}}
$$
 (eq. 1)

where C_{OUTMAX} is expressed in μ F and I_{LOAD} is the load current during soft−start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters tri–state before reattempting soft–start 1700 µs later. This limits the duty cycle of full output current during soft−start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK_EN bits. BUCK_EN0 and BUCK_EN1 are both initialized HIGH. These options start after a POR, regardless of the state of the VSEL pin.

Table 10. HARDWARE AND SOFTWARE ENABLE

| Pins | | BITS | | | | |
|-------------|-------------|-----------------|-----------------|------------|-------------|--|
| EN | VSEL | BUCK ENO | BUCK EN1 | Output | Mode | |
| 0 | X | x | | OFF | Shutdown | |
| | 0 | | x | OFF | Shutdown | |
| | 0 | | | ON | Auto | |
| | | x | | OFF | Shutdown | |
| | | x | | ON | FPWM | |

VSEL Pin and I2C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output is given as:

$$
V_{OUT} = 0.35 V + NSELx \times 6.25 mV
$$
 (eq. 2)

For example, if NSEL =1010000 (80 decimal), then $V_{\text{OUT}} = 0.35 + 0.5 = 0.85$ V.

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSEL0 and VSEL HIGH corresponds to VSEL1. Upon POR, VSEL0 and VSEL1 are reset to their default voltages.

Transition Slew Rate Limiting

When transitioning from a low to high voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the Control register, as shown in Table 11.

Table 11. TRANSITION SLEW RATE

| Decimal | Bin | Slew Rate | |
|----------------|------------|------------------|------------|
| ი | 000 | 64.00 | $mV/\mu s$ |
| | 001 | 32.00 | $mV/\mu s$ |
| \overline{c} | 010 | 16.00 | $mV/\mu s$ |
| 3 | 011 | 8.00 | $mV/\mu s$ |
| 4 | 100 | 4.00 | $mV/\mu s$ |
| 5 | 101 | 2.00 | $mV/\mu s$ |
| 6 | 110 | 1.00 | $mV/\mu s$ |
| 7 | 111 | 0.50 | $mV/\mu s$ |

Transitions from high to low voltage rely on the output load to discharge V_{OUT} to the new set point. Once the high−to−low transition begins, the IC stops switching until V_{OUT} has reached the new set point.

Under−Voltage Lockout (UVLO)

When EN is HIGH, the under−voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

Input Over−Voltage Protection (OVP)

When V_{IN} exceeds V_{SDWN} (~ 6.2 V), the IC stops switching to protect the circuitry from internal spikes above 6.5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

Current Limiting

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high−side switch. Upon reaching this point, the high−side switch turns off, preventing high currents from causing damage. 16 consecutive current limit cycles in current limit, cause the regulator to shut down and stay off for about 1700 us before attempting a restart.

Thermal Shutdown

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 17°C hysteresis.

Monitor Register (Reg05)

The Monitor register indicates of the regulation state of the IC. If the IC is enabled and is regulating, its value is (1000 0001).

I ²C Interface

The serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode I^2C Bus \circledast specifications. The SCL line is an input and its SDA line is a bi−directional open−drain output; it can only pull down the bus when

active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

I ²C Slave Address

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is A0 for FAN53528BUCxxX and A4 for FAN53528DUCxxX, FAN53528EUCxxX, and FAN53528GUCxxX.

| | | Bits | | | | | | | |
|----------------------------------|-----|-------------|---|---|---|---|--------------|---|-----|
| Option | Hex | 7 | 6 | 5 | | 3 | $\mathbf{2}$ | | 0 |
| BUCxx | A0 | | 0 | | 0 | 0 | 0 | 0 | RŴ |
| DUCxx, EUCxx, GUCxx | A4 | | 0 | | 0 | 0 | | 0 | R/W |

Table 12. I2C SLAVE ADDRESS

Other slave addresses can be assigned. Contact an ON Semiconductor representative.

Bus Timing

As shown in Figure 19 data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow sufficient time for the data to set up before the next SCL rising edge.

Figure 19. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 20.

Figure 20. START Bit

A transaction ends with a STOP condition, defined as SDA transitioning from 0 to 1 with SCL high, as shown in Figure 21.

During a read from the FAN53528, the master issues a REPEATED START after sending the register address and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 22.

High−Speed (HS) Mode

The protocols for High−Speed (HS), Low−Speed (LS), and Fast−Speed (FS) Modes are identical; except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition (Figure 20). The master code is sent in Fast or Fast−Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 22) that causes all slaves on the bus to switch to HS Mode. The master then sends $I²C$ packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 21) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 22).

Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as:

- Master Drives Bus and
- Slave Drives Bus

All addresses and data are MSB first.

Table 13. I2C BIT DEFINITIONS FOR FIGURE 23 AND FIGURE 24

Figure 23. Write Transaction

Figure 24. Write Transaction Followed by a Read Transaction

REGISTER DESCRIPTION

Table 14. REGISTER MAP

Table 15. BIT DEFINITIONS

The following table defines the operation or each register bit. Bold indicates power−on default values.

Table [15.](#page-13-0) BIT DEFINITIONS (continued)

The following table defines the operation or each register bit. Bold indicates power−on default values.

APPLICATION INFORMATION

Selecting the Inductor

The output inductor must meet both the required inductance and the energy−handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current (ΔI) of the regulator is:

$$
\Delta I \approx \frac{V_{OUT}}{V_{IN}} \times \left(\frac{V_{IN} - V_{OUT}}{L \times f_{SW}}\right)
$$
 (eq. 3)

The maximum average load current, $I_{MAX(LOAD)}$ is related to the peak current limit, $I_{LIM(PK)}$ by the ripple current such that:

$$
I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}
$$
 (eq. 4)

The FAN53528 is optimized for operation with L=330 nH, but is stable with inductances up to 1.0μ H (nominal). The inductor should be rated to maintain at least 80% of its value at $I_{LIM(PK)}$. Failure to do so decreases the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since ∆I increases, the RMS current increases, as do core and skin−effect losses:

$$
I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}
$$
 (eq. 5)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs and the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 16. EFFECTS OF INDUCTOR VALUE (FROM 330 nH RECOMMENDED) ON REGULATOR PERFORMANCE

Inductor Current Rating

The current−limit circuit can allow substantial peak currents to flow through L1 under worst−case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space−constrained applications, a lower current rating for L1 can be used. The FAN53528 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor. Refer to [Table 2](#page-1-0) for the recommended inductors.

Output Capacitor and V_{OUT} Ripple

If space is at a premium, 0603 capacitors may be used.

Increasing C_{OUT} has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is calculated by:

$$
\Delta V_{\text{OUT}} = \Delta I_{L} \left[\frac{f_{\text{SW}} \times C_{\text{OUT}} \times \text{ESR}^2}{2 \times D \times (1 - D)} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}} \right] \text{(eq. 6)}
$$

where C_{OUT} is the effective output capacitance.

The capacitance of C_{OUT} decreases at higher output voltages, which results in higher $\Delta V_{\rm OUT}$. Equation 6 is only valid for CCM operation, which occurs in PWM Mode.

The FAN53528 can be used with either $2 \times 22 \mu$ F (0603) or $2 \times 47 \mu$ F (0603) output capacitor configuration. If a tighter ripple and transient specification is need from the FAN53528, then the 2 x 47 μ F is recommended.

The lowest ΔV_{OUT} is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode, f_{SW} is reduced, causing ΔV_{OUT} to increase.

ESL Effects

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square−wave component of output ripple that results from the division ratio C_{OUT} ESL and the output inductor (L_{OUT}). The square−wave component due to the ESL can be estimated as:

$$
\Delta V_{\text{OUT(SQ)}} \approx V_{\text{IN}} \times \frac{\text{ESL}_{\text{COUT}}}{L1}
$$
 (eq. 7)

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired C_{OUT} value. For example, to obtain C_{OUT} =20 µF, a single 22 µF 0805 would produce twice the square wave ripple as two \times 10 μ F 0805.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805 s have lower ESL than 1206 s. If low output ripple is a chief concern, some vendors produce 0508 capacitors with ultra−low ESL. Placing additional small−value capacitors near the load also reduces the high−frequency ripple components.

Input Capacitor

The ceramic input capacitors should be placed as close as possible between the VIN and PGND pins to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between CIN and the power source lead to reduce under−damped ringing that can occur between the inductance of the power source leads and C_{IN} .

The effective C_{IN} capacitance value decreases as V_{IN} increases due to DC bias effects. This has no significant impact on regulator performance.

Thermal Considerations

Heat is removed from the IC through the solder bumps to the PCB copper. The junction−to−ambient thermal resistance (θ_{JA}) is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient $(ΔT)$.

For the FAN53528, θ_{JA} is 42°C/W when mounted on its four−layer with vias evaluation board in still air with 2 oz. outer layer copper weight and 1 oz. inner layer.

For long−term reliable operation, the junction temperature (T_J) should be maintained below 125 \degree C.

To calculate maximum operating temperature $(\langle 125^{\circ} \text{C} \rangle)$ for a specific application:

- 1. Use efficiency graphs to determine efficiency for the desired V_{IN} , V_{OUT} , and load conditions.
- 2. Calculate total power dissipation using:

$$
P_T = V_{OUT} \times I_{LOAD} \times \left(\frac{1}{\eta} - 1\right)
$$
 (eq. 8)

3. Estimate inductor copper losses using:

$$
P_L = I_{LOAD}^2 \times DCR_L \tag{eq.9}
$$

4. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$
P_{IC} = P_T - P_L \tag{eq. 10}
$$

5. Determine device operating temperature:

$$
\Delta T = P_{IC} \times \Theta_{JA} \qquad T_{IC} = T_A + \Delta T \tag{eq. 11}
$$

and

note that the $R_{DS(ON)}$ of the power MOSFETs increases linearly with temperature at about 1.4%/°C. This causes the efficiency (η) to degrade with increasing die temperature.

Layout Recommendations

- 1. The input capacitor (C_{IN}) should be connected as close as possible to the VIN and GND pins. Connect to VIN and GND using only top metal. Do not route through vias.
- 2. Place the inductor (L) as close as possible to the IC. Use short wide traces for the main current paths.
- 3. The output capacitor (C_{OUT}) should be placed as close as possible to the IC. Connection to GND should be on top metal. Feedback signal connection to VOUT should be routed away from noisy components and traces (e.g. SW line). For remote sensing application, place one or all output capacitors near the load and if there are also output capacitors placed near the inductor, the maximum trace resistance between the inductor and the load should not exceed 30 m Ω .

Figure 28. Layer 4

Figure 29. Remote Sensing Schematic

Table 17. PRODUCT SPECIFIC DIMENSIONS

ON Semiconductor is licensed by Philips Corporation to carry the I²C Bus Protocol.

- ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.
- Tegra is a trademark of NVIDIA Corporation.
- OMAP is a trademark and brand of Texas Instruments Incorporated.

NovaThor is a trademark of ST−Ericsson.

ARMADA is a trademark of Emergency Technology, Inc.

Krait is a trademark of Qualcomm Incorporated.

Semiconductor Components Industries, LLC, 2019 www.onsemi.com

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales