


MCIMX6Z0DVM09AB

# i.MX 6ULZ Applications Processors for Consumer Products



**Package Information**  
Plastic Package  
MAPBGA 14 x 14 mm, 0.8 mm pitch

<b>Ordering Information</b>
See <a href="#">Table 1 on page 3</a>

## 1 i.MX 6ULZ introduction

The i.MX 6ULZ processor is the ultra low cost extension of the i.MX 6ULL family product, which offering high performance processing with a high degree of functional integration and targeted towards the growing market of connected devices.

The i.MX 6ULZ is a high performance, ultra efficient processor family with featuring NXP's advanced implementation of the single Arm Cortex®-A7 core, which operates at speeds of up to 900 MHz. i.MX 6ULZ includes integrated power management module that reduces the complexity of external power supply and simplifies the power sequencing. Each processor in this family provides various memory interfaces, including LPDDR2, DDR3, DDR3L, Raw and Managed NAND flash, NOR flash, eMMC, Quad SPI, a wide range of other interfaces for audio processing, and connecting peripherals, such as WLAN, Bluetooth™, and GPS.

1. i.MX 6ULZ introduction	1
1.1. Ordering information	3
1.2. Features	4
2. Architectural overview	7
2.1. Block diagram	7
3. Modules list	8
3.1. Special signal considerations	14
3.2. Recommended connections for unused analog interfaces	15
4. Electrical characteristics	17
4.1. Chip-level conditions	17
4.2. Power supplies requirements and restrictions	26
4.3. Integrated LDO voltage regulator parameters	28
4.4. PLL's electrical characteristics	29
4.5. On-chip oscillators	30
4.6. I/O DC parameters	31
4.7. I/O AC parameters	35
4.8. Output buffer impedance parameters	38
4.9. System modules timing	40
4.10. Multi-Mode DDR Controller (MMDC)	52
4.11. General-Purpose Media Interface (GPMI) timing	53
4.12. External peripheral interface parameters	61
5. Boot mode configuration	86
5.1. Boot mode configuration Pins	86
5.2. Boot device interface allocation	87
6. Package information and contact assignments	93
6.1. 14 x 14 mm package information	93
7. Revision history	107



## i.MX 6ULZ introduction

The i.MX 6ULZ processors are specifically useful for applications such as:

- Telematics
- Audio playback
- Connected devices
- IoT Gateway
- Access control panels
- Portable medical and health care
- Smart appliances

The features of the i.MX 6ULZ processors include:

- Single-core Arm Cortex-A7—The single core A7 provides a cost-effective and power-efficient solution.
- Multilevel memory system—The multilevel memory system of processor is based on the L1 instruction and data caches, L2 cache, and internal and external memory. The processor supports many types of external memory devices, including DDR3, low voltage DDR3, LPDDR2, NOR Flash, NAND Flash (MLC and SLC), OneNAND™, Quad SPI, and managed NAND, including eMMC up to rev 4.4/4.41/4.5.
- Smart speed technology—Power management implemented throughout the IC that enables multimedia features and peripherals to consume minimum power in both active and various low power modes.
- Dynamic voltage and frequency scaling—The power efficiency of devices by scaling the voltage and frequency to optimize performance.
- Interface flexibility—Each processor supports connections to a variety of interfaces: two high-speed USB on-the-go with PHY, multiple expansion card ports (high-speed MMC/SDIO host and other).
- Integrated power management—The processors integrate linear regulators and internally generate voltage levels for different domains. This significantly simplifies system power management structure.

For a comprehensive list of the i.MX 6ULZ features, see [Section 1.2, Features](#).

## 1.1 Ordering information

Table 1 provides examples of orderable part numbers covered by this data sheet.

**Table 1. Ordering information**

Part number	Feature	Package	Junction temperature T <sub>J</sub> (°C)
MCIMX6Z0DVM09AB	Features supports: <ul style="list-style-type: none"> <li>• 900 MHz, commercial grade for general purpose</li> <li>• USB OTG x2</li> <li>• UART x4</li> <li>• SAI x3</li> <li>• ESAI x1</li> <li>• Timer x2</li> <li>• PWM x4</li> <li>• I2C x2</li> <li>• SPI x2</li> </ul>	14 x 14mm, 0.8 pitch MAPBGA	0 to +95

Figure 1 describes the part number nomenclature so that the users can identify the characteristics of the specific part number they have (for example, cores, frequency, temperature grade, fuse options, and silicon revision). The primary characteristic which describes which data sheet applies to a specific part is the temperature grade (junction) field.

- The i.MX 6ULZ Applications Processors for Consumer Products Data Sheet (IMX6ULZCEC) covers parts listed with a “D (Commercial temp)”

Ensure to have the proper data sheet for specific part by verifying the temperature grade (junction) field and matching it to the proper data sheet. If there will be any questions, visit the web page [NXP.com/imx6series](http://NXP.com/imx6series) or contact a NXP representative for details.




Figure 1. Part number nomenclature—i.MX 6ULZ

## 1.2 Features

The i.MX 6ULZ processors are based on Arm Cortex-A7 MPCore™ Platform, which has the following features:

- Supports single Arm Cortex-A7 MPCore (with TrustZone) with:
  - 32 KB L1 Instruction Cache
  - 32 KB L1 Data Cache
  - Private Timer and Watchdog
  - Cortex-A7 NEON Media Processing Engine (MPE) Co-processor
- General Interrupt Controller (GIC) with 128 interrupts support
- Global Timer
- Snoop Control Unit (SCU)
- 128 KB unified I/D L2 cache
- Single Master AXI bus interface output of L2 cache
- Frequency of the core (including Neon and L1 cache), as per [Table 9, "Operating ranges," on page 19](#).
- NEON MPE coprocessor

- SIMD Media Processing Architecture
- NEON register file with 32x64-bit general-purpose registers
- NEON Integer execute pipeline (ALU, Shift, MAC)
- NEON dual, single-precision floating point execute pipeline (FADD, FMUL)
- NEON load/store and permute pipeline
- 32 double-precision VFPv3 floating point registers

The SoC-level memory system consists of the following additional components:

- Boot ROM, including HAB (96 KB)
- Internal multimedia/shared, fast access RAM (OCRAM, 128 KB)
- External memory interfaces: The i.MX 6ULZ processors support latest, high volume, cost effective handheld DRAM, NOR, and NAND Flash memory standards.
  - 16-bit LP-DDR2-800, 16-bit DDR3-800 and DDR3L-800
  - 8-bit NAND-Flash, including support for Raw MLC/SLC, 2 KB, 4 KB, and 8 KB page size, BA-NAND, PBA-NAND, LBA-NAND, OneNAND™ and others. BCH ECC up to 40 bits.
  - 16/8-bit NOR Flash. All EIMv2 pins are muxed on other interfaces.

Each i.MX 6ULZ processor enables the following interfaces to external devices (some of them are muxed and not available simultaneously):

- Expansion cards:
  - Two MMC/SD/SDIO card ports all supporting:
    - 1-bit or 4-bit transfer mode specifications for SD and SDIO cards up to UHS-I SDR-104 mode (104 MB/s max)
    - 1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards up to 52 MHz in both SDR and DDR modes (104 MB/s max)
    - 4-bit or 8-bit transfer mode specifications for eMMC chips up to 200 MHz in HS200 mode (200 MB/s max)
- USB:
  - Two high speed (HS) USB 2.0 OTGs (Up to 480 Mbps) with integrated HS USB PHY
- Miscellaneous IPs and interfaces:
  - Three I2S/SAI/AC97, up to 1.4 Mbps each
  - ESAI
  - Sony Philips Digital Interface Format (SPDIF), Rx and Tx
  - Four UARTs, up to 5.0 Mbps each:
    - Providing RS232 interface
    - Supporting 9-bit RS485 multidrop mode
    - Support RTS/CTS for hardware flow control
  - Two eCSPI (Enhanced CSPI) modules, up to 52 Mbps each
  - Two I<sup>2</sup>Cs, supports 400 kbps
  - Four Pulse Width Modulators (PWM)

## i.MX 6ULZ introduction

- System JTAG Controller (SJC)
- GPIO with interrupt capabilities
- 8x8 Key Pad Port (KPP)
- One Quad SPI to connect to serial NOR flash
- Three Watchdog timers (WDOG)

The i.MX 6ULZ processors integrate advanced power management unit and controllers:

- Provide PMU, including LDO supplies, for on-chip resources
- Use Temperature Sensor for monitoring the die temperature
- Use Voltage Sensor for monitoring the die voltage
- Support DVFS techniques for low power modes
- Use SW State Retention and Power Gating for Arm and NEON
- Support various levels of system power modes
- Use flexible clock gating control scheme

The i.MX 6ULZ processors use dedicated hardware accelerators to meet the targeted multimedia performance. The use of hardware accelerators is a key factor in obtaining high performance at low power consumption numbers, while having the CPU core relatively free for performing other tasks.

The i.MX 6ULZ processors incorporate the following hardware accelerators:

- ASRC—Asynchronous Sample Rate Converter

Security functions are enabled and accelerated by the following hardware:

- Arm TrustZone including the TZ architecture (separation of interrupts, memory mapping, etc.)
- SJC—System JTAG Controller. Protecting JTAG from debug port attacks by regulating or blocking the access to the system debug features.
- SNVS—Secure Non-Volatile Storage, including Secure Real Time Clock. Voltage monitor, temperature monitor, and clock frequency monitor protects the secure key storage.
- CSU—Central Security Unit. Enhancement for the IC Identification Module (IIM). Will be configured during boot and by eFUSES and will determine the security level operation mode as well as the TZ policy.
- A-HAB—Advanced High Assurance Boot—HABv4 with the new embedded enhancements: AES-128 encryption, SHA-1, and SHA-256 HW acceleration engine, 2048-bit RSA key, version control mechanism, warm boot, CSU, and TZ initialization.

### NOTE

The actual feature set depends on the part numbers as described in [Table 1](#).

## 2 Architectural overview

The following subsections provide an architectural overview of the i.MX 6ULZ processor system.

### 2.1 Block diagram

Figure 2 shows the functional modules in the i.MX 6ULZ processor system.




Figure 2. i.MX 6ULZ system block diagram

### 3 Modules list

The i.MX 6ULZ processors contain a variety of digital and analog modules. [Table 2](#) describes these modules in alphabetical order.

**Table 2. i.MX 6ULZ modules list**

Block mnemonic	Block name	Subsystem	Brief description
Arm	Arm Platform	Arm	The Arm Core Platform includes 1x Cortex-A7 core. It also includes associated sub-blocks, such as the Level 2 Cache Controller, SCU (Snoop Control Unit), GIC (General Interrupt Controller), private timers, watchdog, and CoreSight debug modules.
ASRC	Asynchronous Sample Rate Converter	Multimedia Peripherals	The Asynchronous Sample Rate Converter (ASRC) converts the sampling rate of a signal associated to an input clock into a signal associated to a different output clock. The ASRC supports concurrent sample rate conversion of up to 10 channels of about -120dB THD+N. The sample rate conversion of each channel is associated to a pair of incoming and outgoing sampling rates. The ASRC supports up to three sampling rate pairs.
BCH	Binary-BCH ECC Processor	System Control Peripherals	The BCH module provides up to 40-bit ECC encryption/decryption for NAND Flash controller (GPMI)
CCM GPC SRC	Clock Control Module, General Power Controller, System Reset Controller	Clocks, Resets, and Power Control	These modules are responsible for clock and reset distribution in the system, and also for the system power management.
CSU	Central Security Unit	Security	The Central Security Unit (CSU) is responsible for setting comprehensive security policy within the i.MX 6ULZ platform.
DAP	Debug Access Port	System Control Peripherals	The DAP provides real-time access for the debugger without halting the core to: <ul style="list-style-type: none"> <li>• System memory and peripheral registers</li> <li>• All debug configuration registers</li> </ul> The DAP also provides debugger access to JTAG scan chains. The DAP module is internal to the Cortex-A7 Core Platform.
eCSPI1 eCSPI2	Configurable SPI	Connectivity Peripherals	Full-duplex enhanced Synchronous Serial Interface, with data rate up to 52 Mbit/s. It is configurable to support Master/Slave modes, four chip selects to support multiple peripherals.
EIM	NOR-Flash /PSRAM interface	Connectivity Peripherals	The EIM NOR-FLASH / PSRAM provides: <ul style="list-style-type: none"> <li>• Support 16-bit (in muxed IO mode only) PSRAM memories (sync and async operating modes), at slow frequency</li> <li>• Support 16-bit (in muxed IO mode only) NOR-Flash memories, at slow frequency</li> <li>• Multiple chip selects</li> </ul>



Table 2. i.MX 6ULZ modules list (continued)

Block mnemonic	Block name	Subsystem	Brief description
EPIT	Enhanced Periodic Interrupt Timer	Timer Peripherals	Each EPIT is a 32-bit “set and forget” timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler for division of input clock frequency to get the required time setting for the interrupts to occur, and counter value can be programmed on the fly.
ESAI	Enhanced Serial Audio Interface	Connectivity Peripherals	The Enhanced Serial Audio Interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other processors. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. All serial transfers are synchronized to a clock. Additional synchronization signals are used to delineate the word frames. The normal mode of operation is used to transfer data at a periodic rate, one word per period. The network mode is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic transfers of data and to transfer data serially at high speed when the data becomes available. The ESAI has 12 pins for data and clocking connection to external devices.
GPIO1 GPIO2 GPIO3 GPIO4 GPIO5	General Purpose I/O Modules	System Control Peripherals	Used for general purpose input/output to external ICs. Each GPIO module supports 32 bits of I/O.
GPMI	General Purpose Memory Interface	Connectivity Peripherals	The GPMI module supports up to 8x NAND devices and 40-bit ECC encryption/decryption for NAND Flash Controller (GPMI2). GPMI supports separate DMA channels for each NAND device.
GPT	General Purpose Timer	Timer peripherals	Each GPT is a 32-bit “free-running” or “set and forget” mode timer with programmable prescaler and compare and capture register. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in “set and forget” mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.
MQS	Medium Quality Sound	Multimedia Peripherals	MQS is used to generate 2-channel medium quality PWM-like audio via two standard digital GPIO pins.

**Table 2. i.MX 6ULZ modules list (continued)**

Block mnemonic	Block name	Subsystem	Brief description
PWM1 PWM2 PWM3 PWM4	Pulse Width Modulation	Connectivity peripherals	The pulse-width modulator (PWM) has a 16-bit counter and is optimized to generate sound from stored sample audio images and it can also generate tones. It uses 16-bit resolution and a 4x16 data FIFO to generate sound.
RNGB	Random Number Generator	Security	Random number generating module.
QSPI	Quad SPI	Connectivity peripherals	Quad SPI module acts as an interface to external serial flash devices. This module contains the following features: <ul style="list-style-type: none"> <li>• Flexible sequence engine to support various flash vendor devices</li> <li>• Single pad/Dual pad/Quad pad mode of operation</li> <li>• Single Data Rate/Double Data Rate mode of operation</li> <li>• Parallel Flash mode</li> <li>• DMA support</li> <li>• Memory mapped read access to connected flash devices</li> <li>• Multi-master access with priority and flexible and configurable buffer for each master</li> </ul>
SAI1 SAI2 SAI3	—	—	The SAI module provides a synchronous audio interface (SAI) that supports full duplex serial interfaces with frame synchronization, such as I2S, AC97, TDM, and codec/DSP interfaces.
SDMA	Smart Direct Memory Access	System Control Peripherals	The SDMA is multi-channel flexible DMA engine. It helps in maximizing system performance by off-loading the various cores in dynamic data routing. It has the following features: <ul style="list-style-type: none"> <li>• Powered by a 16-bit Instruction-Set micro-RISC engine</li> <li>• Multi-channel DMA supporting up to 32 time-division multiplexed DMA channels</li> <li>• 48 events with total flexibility to trigger any combination of channels</li> <li>• Memory accesses including linear, FIFO, and 2D addressing</li> <li>• Shared peripherals between Arm and SDMA</li> <li>• Very fast Context-Switching with 2-level priority based preemptive multi-tasking</li> <li>• DMA units with auto-flush and prefetch capability</li> <li>• Flexible address management for DMA transfers (increment, decrement, and no address changes on source and destination address)</li> <li>• DMA ports can handle unit-directional and bi-directional flows (copy mode)</li> <li>• Up to 8-word buffer for configurable burst transfers for EMIv2.5</li> <li>• Support of byte-swapping and CRC calculations</li> <li>• Library of Scripts and API is available</li> </ul>

Table 2. i.MX 6ULZ modules list (continued)

Block mnemonic	Block name	Subsystem	Brief description
SJC	System JTAG Controller	System Control Peripherals	The SJC provides JTAG interface, which complies with JTAG TAP standards, to internal logic. The i.MX 6ULZ processors use JTAG port for production, testing, and system debugging. In addition, the SJC provides BSR (Boundary Scan Register) standard support, which complies with IEEE1149.1 and IEEE1149.6 standards. The JTAG port must be accessible during platform initial laboratory bring-up, for manufacturing tests and troubleshooting, as well as for software debugging by authorized entities. The i.MX 6ULZ SJC incorporates three security modes for protecting against unauthorized accesses. Modes are selected through eFUSE configuration.
SNVS	Secure Non-Volatile Storage	Security	Secure Non-Volatile Storage, including Secure Real Time Clock, Security State Machine, and Master Key Control.
SPDIF	Sony Philips Digital Interconnect Format	Multimedia Peripherals	A standard audio file transfer format, developed jointly by the Sony and Phillips corporations. Has Transmitter and Receiver functionality.
System Counter	—	—	The system counter module is a programmable system counter which provides a shared time base to the Cortex A series cores as part of Arm's generic timer architecture. It is intended for use in application where the counter is always powered on and supports multiple, unrelated clocks.
TSC	Touch Screen	Touch Controller	With touch controller to support 4-wire and 5-wire resistive touch panel.
TZASC	Trust-Zone Address Space Controller	Security	The TZASC (TZC-380 by Arm) provides security address region control functions required for intended application. It is used on the path to the DRAM controller.
UART1 UART2 UART3 UART4	UART Interface	Connectivity Peripherals	Each of the UARTv2 module supports the following serial data transmit/receive protocols and configurations: <ul style="list-style-type: none"> <li>• 7- or 8-bit data words, 1 or 2 stop bits, programmable parity (even, odd or none)</li> <li>• Programmable baud rates up to 5 Mbps.</li> <li>• 32-byte FIFO on Tx and 32 half-word FIFO on Rx supporting auto-baud</li> </ul>

**Table 2. i.MX 6ULZ modules list (continued)**

Block mnemonic	Block name	Subsystem	Brief description
uSDHC1 uSDHC2	SD/MMC and SDXC Enhanced Multi-Media Card / Secure Digital Host Controller	Connectivity Peripherals	<p>i.MX 6ULZ specific SoC characteristics: All four MMC/SD/SDIO controller IPs are identical and are based on the uSDHC IP. They are:</p> <ul style="list-style-type: none"> <li>Fully compliant with MMC command/response sets and Physical Layer as defined in the Multimedia Card System Specification, v4.5/4.2/4.3/4.4/4.41/ including high-capacity (size &gt; 2 GB) cards HC MMC.</li> <li>Fully compliant with SD command/response sets and Physical Layer as defined in the SD Memory Card Specifications, v3.0 including high-capacity SDXC cards up to 2 TB.</li> <li>Fully compliant with SDIO command/response sets and interrupt/read-wait mode as defined in the SDIO Card Specification, Part E1, v3.0</li> </ul> <p>Two ports support:</p> <ul style="list-style-type: none"> <li>1-bit or 4-bit transfer mode specifications for SD and SDIO cards up to UHS-I SDR104 mode (104 MB/s max)</li> <li>1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards up to 52 MHz in both SDR and DDR modes (104 MB/s max)</li> <li>4-bit or 8-bit transfer mode specifications for eMMC chips up to 200 MHz in HS200 mode (200 MB/s max)</li> </ul> <p>However, the SoC level integration and I/O muxing logic restrict the functionality to the following:</p> <ul style="list-style-type: none"> <li>Instances #1 and #2 are primarily intended to serve as interfaces to on-board peripherals. These ports are equipped with “Card detection” and “Write Protection” pads and do not support hardware reset.</li> <li>All ports can work with 1.8 V and 3.3 V cards. There are two completely independent I/O power domains for Ports #1 and #2 in four bit configuration (SD interface).</li> </ul>
USB	Universal Serial Bus 2.0	Connectivity Peripherals	<p>USBO2 (USB OTG1 and USB OTG2) contains:</p> <ul style="list-style-type: none"> <li>Two high-speed OTG 2.0 modules with integrated HS USB PHYs</li> <li>Support eight Transmit (TX) and eight Receive (Rx) endpoints, including endpoint 0</li> </ul>

Table 2. i.MX 6ULZ modules list (continued)

Block mnemonic	Block name	Subsystem	Brief description
WDOG1 WDOG3	Watch Dog	Timer Peripherals	The Watch Dog Timer supports two comparison points during each counting period. Each of the comparison points is configurable to evoke an interrupt to the Arm core, and a second point evokes an external event on the WDOG line.
WDOG2 (TZ)	Watch Dog (TrustZone)	Timer Peripherals	The TrustZone Watchdog (TZ WDOG) timer module protects against TrustZone starvation by providing a method of escaping normal mode and forcing a switch to the TZ mode. TZ starvation is a situation where the normal OS prevents switching to the TZ mode. Such situation is undesirable as it can compromise the system's security. Once the TZ WDOG module is activated, it must be serviced by TZ software on a periodic basis. If servicing does not take place, the timer times out. Upon a time-out, the TZ WDOG asserts a TZ mapped interrupt that forces switching to the TZ mode. If it is still not served, the TZ WDOG asserts a security violation signal to the CSU. The TZ WDOG module cannot be programmed or deactivated by a normal mode SW.

### 3.1 Special signal considerations

Table 3 lists special signal considerations for the i.MX 6ULZ processors. The signal names are listed in alphabetical order.

The package contact assignments can be found in Section 6, Package information and contact assignments. Signal descriptions are provided in the *i.MX 6ULZ Reference Manual (IMX6ULZRM)*.

**Table 3. Special signal considerations**

Signal name	Remarks
CCM_CLK1_P/ CCM_CLK1_N	<p>One general purpose differential high speed clock Input/output is provided. It can be used:</p> <ul style="list-style-type: none"> <li>To feed external reference clock to the PLLs and further to the modules inside SoC.</li> <li>To output internal SoC clock to be used outside the SoC as either reference clock or as a functional clock for peripherals.</li> </ul> <p>See the <i>i.MX 6ULZ Reference Manual (IMX6ULZRM)</i> for details on the respective clock trees. Alternatively one may use single ended signal to drive CLK1_P input. In this case corresponding CLK1_N input should be tied to the constant voltage level equal 1/2 of the input signal swing. Termination should be provided in case of high frequency signals. After initialization, the CLK1 input/output can be disabled (if not used). If unused, either or both of the CLK1_N/P pairs may remain unconnected.</p>
RTC_XTALI/RTC_XTALO	<p>If the user wishes to configure RTC_XTALI and RTC_XTALO as an RTC oscillator, a 32.768 kHz crystal, (<math>\leq 100</math> k<math>\Omega</math> ESR, 10 pF load) should be connected between RTC_XTALI and RTC_XTALO. Keep in mind the capacitors implemented on either side of the crystal are about twice the crystal load capacitor. To hit the exact oscillation frequency, the board capacitors need to be reduced to account for board and chip parasitics. The integrated oscillation amplifier is self biasing, but relatively weak. Care must be taken to limit parasitic leakage from RTC_XTALI and RTC_XTALO to either power or ground (<math>&gt; 100</math> M<math>\Omega</math>). This will debias the amplifier and cause a reduction of startup margin. Typically RTC_XTALI and RTC_XTALO should bias to approximately 0.5 V. If it is desired to feed an external low frequency clock into RTC_XTALI the RTC_XTALO pin should be remain unconnected or driven with a complimentary signal. The logic level of this forcing clock should not exceed VDD_SNVS_CAP level and the frequency should be <math>&lt; 100</math> kHz under typical conditions.</p> <p>In case when high accuracy real time clock are not required, system may use internal low frequency ring oscillator. It is recommended to connect RTC_XTALI to GND and keep RTC_XTALO unconnected.</p>
XTALI/XTALO	<p>A 24.0 MHz crystal should be connected between XTALI and XTALO. The crystal must be rated for a maximum drive level of 250 <math>\mu</math>W. An ESR (equivalent series resistance) of typical 80 <math>\Omega</math> is recommended. NXP BSP (board support package) software requires 24 MHz on XTALI/XTALO.</p> <p>The crystal can be eliminated if an external 24 MHz oscillator is available in the system. In this case, XTALO must be directly driven by the external oscillator and XTALI is not connected. If this clock is used as a reference for USB, then there are strict frequency tolerance and jitter requirements. See OSC24M chapter and relevant interface specifications chapters for details.</p>
DRAM_VREF	<p>When using DDR_VREF with DDR I/O, the nominal reference voltage must be half of the NVCC_DRAM supply. The user must tie DDR_VREF to a precision external resistor divider. Use a 1 k<math>\Omega</math> 0.5% resistor to GND and a 1 k<math>\Omega</math> 0.5% resistor to NVCC_DRAM. Shunt each resistor with a closely-mounted 0.1 <math>\mu</math>F capacitor.</p> <p>To reduce supply current, a pair of 1.5 k<math>\Omega</math> 0.1% resistors can be used. Using resistors with recommended tolerances ensures the <math>\pm 2\%</math> DDR_VREF tolerance (per the DDR3 specification) is maintained when two DDR3 ICs plus the i.MX 6ULZ are drawing current on the resistor divider.</p>

**Table 3. Special signal considerations (continued)**

Signal name	Remarks
ZQPAD	DRAM calibration resistor 240 $\Omega$ 1% used as reference during DRAM output buffer driver calibration should be connected between this pad and GND.
GPANAIO	This signal is reserved for NXP manufacturing use only. This output must remain unconnected.
JTAG_nnnn	<p>The JTAG interface is summarized in <a href="#">Table 4</a>. Use of external resistors is unnecessary. However, if external resistors are used, the user must ensure that the on-chip pull-up/down configuration is followed. For example, do not use an external pull down on an input that has on-chip pull-up.</p> <p>JTAG_TDO is configured with a keeper circuit such that the non-connected condition is eliminated if an external pull resistor is not present. An external pull resistor on JTAG_TDO is detrimental and should be avoided.</p> <p>JTAG_MOD is referenced as SJC_MOD in the i.MX 6ULZ reference manual. Both names refer to the same signal. JTAG_MOD must be externally connected to GND for normal operation. Termination to GND through an external pull-down resistor (such as 1 k<math>\Omega</math>) is allowed. JTAG_MOD set to hi configures the JTAG interface to mode compliant with IEEE1149.1 standard. JTAG_MOD set to low configures the JTAG interface for common SW debug adding all the system TAPs to the chain.</p>
NC	These signals are No Connect (NC) and should be disconnected by the user.
POR_B	This cold reset negative logic input resets all modules and logic in the IC. May be used in addition to internally generated power on reset signal (logical AND, both internal and external signals are considered active low).
ONOFF	ONOFF can be configured in debounce, off to on time, and max time-out configurations. The debounce and off to on time configurations supports 0, 50, 100 and 500 ms. Debounce is used to generate the power off interrupt. While in the ON state, if ONOFF button is pressed longer than the debounce time, the power off interrupt is generated. Off to on time supports the time it takes to request power on after a configured button press time has been reached. While in the OFF state, if ONOFF button is pressed longer than the off to on time, the state will transition from OFF to ON. Max time-out configuration supports 5, 10, 15 seconds and disable. Max time-out configuration supports the time it takes to request power down after ONOFF button has been pressed for the defined time.
TEST_MODE	TEST_MODE is for NXP factory use. The user must tie this pin directly to GND.

**Table 4. JTAG controller interface summary**

JTAG	I/O type	On-chip termination
JTAG_TCK	Input	47 k $\Omega$ pull-up
JTAG_TMS	Input	47 k $\Omega$ pull-up
JTAG_TDI	Input	47 k $\Omega$ pull-up
JTAG_TDO	3-state output	Keeper
JTAG_TRSTB	Input	47 k $\Omega$ pull-up
JTAG_MOD	Input	100 k $\Omega$ pull-up

## 3.2 Recommended connections for unused analog interfaces

[Table 5](#) shows the recommended connections for unused analog interfaces.

**Table 5. Recommended connections for unused analog interfaces**

Module	Pad name	Recommendations if unused
CCM	CCM_CLK1_N, CCM_CLK1_P	Not connect
USB	USB_OTG1_CHD_B, USB_OTG1_DN, USB_OTG1_DP, USB_OTG1_VBUS, USB_OTG2_DN, USB_OTG2_DP, USB_OTG2_VBUS	Not connect



## 4 Electrical characteristics

This section provides the device and module-level electrical characteristics for the i.MX 6ULZ processors.

### 4.1 Chip-level conditions

This section provides the device-level electrical characteristics for the IC. See [Table 6](#) for a quick reference to the individual tables and sections.

**Table 6. i.MX 6ULZ chip-level conditions**

For these characteristics	Topic appears
<a href="#">Absolute maximum ratings</a>	<a href="#">on page 18</a>
<a href="#">Thermal resistance</a>	<a href="#">on page 18</a>
<a href="#">Operating ranges</a>	<a href="#">on page 19</a>
<a href="#">External clock sources</a>	<a href="#">on page 21</a>
<a href="#">Maximum supply currents</a>	<a href="#">on page 22</a>
<a href="#">Power modes</a>	<a href="#">on page 23</a>
<a href="#">USB PHY current consumption</a>	<a href="#">on page 26</a>

## 4.1.1 Absolute maximum ratings

Table 7. Absolute maximum ratings

Parameter description	Symbol	Min	Max	Unit
Core Supply Voltage	VDDSOC_IN	-0.3	1.6	V
Internal Supply Voltage	VDDARM_CAP VDDSOC_CAP	-0.3	1.4	V
GPIO Supply Voltage	NVCC_KPP NVCC_GPIO NVCC_GPIO3 NVCC_UART NVCC_NAND NVCC_SD1 NVCC_SD2	-0.5	3.7	V
DDR IO Supply Voltage	NVCC_DRAM	-0.4	1.975 <sup>1</sup>	V
VDD_SNVS_IN Supply Voltage	VDD_SNVS_IN	-0.3	3.6	V
VDDHIGH_IN Supply voltage	VDD_HIGH_IN	-0.3	3.7	V
USB VBUS	USB_OTG1_VBUS USB_OTG2_VBUS	—	5.5	V
Input voltage on USB_OTG_DP and USB_OTG_DN pins	USB_OTG1_DP/USB_OTG1_DN USB_OTG2_DP/USB_OTG2_DN	-0.3	3.63	V
Input/Output Voltage Range	$V_{in/Vout}$	-0.5	OVDD+0.3 <sup>2</sup>	V
ESD damage Immunity:	Vesd			
Human Body Model (HBM)		—	2000	V
Charge Device Model (CDM)		—	500	
Storage Temperature Range	TSTORAGE	-40	150	°C

<sup>1</sup> The absolute maximum voltage includes an allowance for 400 mV of overshoot on the IO pins. Per JEDEC standards, the allowed signal overshoot must be derated if NVCC\_DRAM exceeds 1.575 V.

<sup>2</sup> OVDD is the I/O supply voltage.

## 4.1.2 Thermal resistance

### 4.1.2.1 14 x 14 mm (VM) package thermal resistance

Table 8 displays the 14 x 14 mm (VM) package thermal resistance data.

Table 8. 14 x 14 (VM) thermal resistance data

Rating	Test conditions	Symbol	Value	Unit	Notes
Junction to Ambient Natural convection	Single-layer board (1s)	$R_{\theta JA}$	58.4	°C/W	1,2
Junction to Ambient Natural convection	Four-layer board (2s2p)	$R_{\theta JA}$	37.6	°C/W	1,2,3

Table 8. 14 x 14 (VM) thermal resistance data (continued)

Rating	Test conditions	Symbol	Value	Unit	Notes
Junction to Ambient (@200 ft/min)	Single layer board (1s)	$R_{\theta JMA}$	48.6	°C/W	1,3
Junction to Ambient (@200 ft/min)	Four layer board (2s2p)	$R_{\theta JMA}$	32.9	°C/W	1,3
Junction to Board	—	$R_{\theta JB}$	21.8	°C/W	4
Junction to Case	—	$R_{\theta JC}$	19.3	°C/W	5
Junction to Package Top	Natural Convection	$\Psi_{JT}$	2.3	°C/W	6
Junction to Package Bottom	Natural Convection	$\Psi_{JB}$	12.0	°C/W	7

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>5</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

<sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

<sup>7</sup> Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB

### 4.1.3 Operating ranges

Table 9 provides the operating ranges of the i.MX 6ULZ processors. For details on the chip's power structure, see the “Power Management Unit (PMU)” chapter of the *i.MX 6ULZ Reference Manual* (IMX6ULZRM).

Table 9. Operating ranges

Parameter description	Symbol	Operating conditions	Min	Typ	Max <sup>1</sup>	Unit	Comment
-----------------------	--------	----------------------	-----	-----	------------------	------	---------

Table 9. Operating ranges (continued)

Run Mode: LDO Enabled	VDD_SOC_IN	A7 core at 900 MHz	1.375	—	1.5	V	VDD_SOC_IN must be 125 mV higher than the LDO Output Set Point (VDD_ARM_CAP and VDD_SOC_CAP) for correct supply voltage regulation.
		A7 core at 528 MHz and below	1.275	—	1.5	V	
	VDD_ARM_CAP	A7 core at 900 MHz	1.25	1.275	1.3	V	—
		A7 core at 528 MHz	1.15	—	1.3	V	
		A7 core at 396 MHz	1.00	—	1.3	V	
		A7 core at 198 MHz	0.925	—	1.3	V	
VDD_SOC_CAP	A7 core at 900 MHz	1.225	—	1.3	V	—	
	A7 core at 528 MHz and below	1.15	—	1.3	V		
Run Mode: LDO Bypassed	VDD_SOC_IN	A7 core operations at 528 MHz or below.	1.15	—	1.3	V	A7 core operation above 528 MHz is not supported when LDO is bypassed.
Low Power Run Mode: LDO Enabled	VDD_SOC_IN	—	1.275	—	1.5	V	VDD_SOC_IN must be 125 mV higher than the LDO Output Set Point (VDD_ARM_CAP and VDD_SOC_CAP) for correct supply voltage regulation.
	VDD_SOC_CAP	All PLL bypassed, all clocks running at 24 MHz or below.	0.925	—	1.3	V	
	VDD_ARM_CAP		0.925	—	1.3	V	
Low Power Run Mode: LDO Bypassed	VDD_SOC_IN	All PLL bypassed, all clocks running at 24 MHz or below.	0.925	—	1.3	V	—
SUSPEND (DSM) Mode	VDD_SOC_IN	—	0.9	—	1.3	V	Refer to <a href="#">Table 14 Low power mode current and power consumption on page -25</a>
VDD_HIGH internal regulator	VDD_HIGH_IN	—	2.80	—	3.6	V	Must match the range of voltages that the rechargeable backup battery supports.
Backup battery supply range	VDD_SNVS_IN	—	2.40	—	3.6	V	Can be combined with VDDHIGH_IN, if the system does not require keeping real time and other data on OFF state.
USB supply voltages	USB_OTG1_VBUS	—	4.40	—	5.5	V	—
	USB_OTG2_VBUS	—	4.40	—	5.5	V	—

**Table 9. Operating ranges (continued)**

DDR I/O supply	NVCC_DRAM	LPDDR2	1.14	1.2	1.3	V	—
		DDR3L	1.28	1.35	1.45	V	—
		DDR3	1.43	1.5	1.575	V	—
	NVCC_DRAM2P5	—	2.25	2.5	2.75	V	—
GPIO supplies	NVCC_KPP	—	1.65	1.8, 2.8, 3.3	3.6	V	All digital I/O supplies (NVCC_xxxx) must be powered (unless otherwise specified in this data sheet) under normal conditions whether the associated I/O pins are in use or not.
	NVCC_GPIO						
	NVCC_GPIO3						
	NVCC_UART						
	NVCC_NAND						
	NVCC_SD1						
	NVCC_SD2						
Temperature operating ranges							
Junction temperature	TJ	Standard Commercial	0	—	95	°C	See <i>i.MX 6ULZ Product Lifetime Usage Estimates</i> for information on product lifetime (power-on years) for this processor.

<sup>1</sup> Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = ( $V_{\min}$  + the supply tolerance). This result in an optimized power/speed ratio.

Table 10 shows on-chip LDO regulators that can supply on-chip loads.

**Table 10. On-chip LDOs<sup>1</sup> and their on-chip loads**

Voltage source	Load	Comment
VDD_HIGH_CAP	NVCC_DRAM_2P5	Board-level connection to VDD_HIGH_CAP

<sup>1</sup> On-chip LDOs are designed to supply i.MX 6ULZ loads and must not be used to supply external loads.

#### 4.1.4 External clock sources

Each i.MX 6ULZ processor has two external input system clocks: a low frequency (RTC\_XTALI) and a high frequency (XTALI).

The RTC\_XTALI is used for low-frequency functions. It supplies the clock for wake-up circuit, power-down real time clock operation, and slow system and watch-dog counters. The clock input can be connected to either external oscillator or a crystal using internal oscillator amplifier. Additionally, there is an internal ring oscillator, which can be used instead of the RTC\_XTALI if accuracy is not important.

The system clock input XTALI is used to generate the main system clock. It supplies the PLLs and other peripherals. The system clock input can be connected to either external oscillator or a crystal using internal oscillator amplifier.

Table 11 shows the interface frequency requirements.

**Table 11. External input clock frequency**

Parameter description	Symbol	Min	Typ	Max	Unit
RTC_XTALI Oscillator <sup>1,2</sup>	$f_{ckil}$	—	32.768 <sup>3</sup> /32.0	—	kHz
XTALI Oscillator <sup>2,4</sup>	$f_{xtal}$	—	24	—	MHz

<sup>1</sup> External oscillator or a crystal with internal oscillator amplifier.

<sup>2</sup> The required frequency stability of this clock source is application dependent.

<sup>3</sup> Recommended nominal frequency 32.768 kHz.

<sup>4</sup> External oscillator or a fundamental frequency crystal with internal oscillator amplifier.

The typical values shown in [Table 11](#) are required for use with NXP BSPs to ensure precise time keeping and USB operation. For RTC\_XTALI operation, two clock sources are available.

- On-chip 40 kHz ring oscillator—this clock source has the following characteristics:
  - Approximately 25  $\mu$ A more  $I_{dd}$  than crystal oscillator
  - Approximately  $\pm 50\%$  tolerance
  - No external component required
  - Starts up quicker than 32 kHz crystal oscillator
- External crystal oscillator with on-chip support circuit:
  - At power up, ring oscillator is utilized. After crystal oscillator is stable, the clock circuit switches over to the crystal oscillator automatically.
  - Higher accuracy than ring oscillator
  - If no external crystal is present, then the ring oscillator is utilized

The decision of choosing a clock source should be taken based on real-time clock use and precision time-out.

#### 4.1.5 Maximum supply currents

The data shown in [Table 12](#) represent a use case designed specifically to show the maximum current consumption possible. All cores are running at the defined maximum frequency and are limited to L1 cache accesses only to ensure no pipeline stalls. Although a valid condition, it would have a very limited practical use case, if at all, and be limited to an extremely low duty cycle unless the intention was to specifically show the worst case power consumption.

See the i.MX 6ULZ Power Consumption Measurement Application Note for more details on typical power consumption under various use case definitions.

**Table 12. Maximum supply currents**

Power line	Conditions	Max current	Unit
VDD_SOC_IN	900 MHz Arm clock based on Dhrystone test	500	mA
VDD_HIGH_IN	—	125 <sup>1</sup>	mA

Table 12. Maximum supply currents (continued)

Power line	Conditions	Max current	Unit
VDD_SNVS_IN	—	500 <sup>2</sup>	μA
USB_OTG1_VBUS USB_OTG2_VBUS	—	50 <sup>3</sup>	mA
<b>Primary interface (IO) supplies</b>			
NVCC_DRAM	—	(See <sup>4</sup> )	—
NVCC_DRAM_2P5	—	50	mA
NVCC_GPIO	N=16	Use maximum IO Equation <sup>5</sup>	—
NVCC_GPIO3	N=29	Use maximum IO equation <sup>5</sup>	—
NVCC_UART	N=16	Use maximum IO equation <sup>5</sup>	—
NVCC_KPP	N=16	Use maximum IO equation <sup>5</sup>	—
NVCC_NAND	N=17	Use maximum IO equation <sup>5</sup>	—
NVCC_SD1	N=6	Use maximum IO equation <sup>5</sup>	—
NVCC_SD2	N=12	Use maximum IO equation <sup>5</sup>	—
<b>MISC</b>			
DRAM_VREF	—	1	mA

<sup>1</sup> The actual maximum current drawn from VDD\_HIGH\_IN will be as shown plus any additional current drawn from the VDD\_HIGH\_CAP outputs, depending upon actual application configuration (for example, NVCC\_DRAM\_2P5 supplies).

<sup>2</sup> The maximum VDD\_SNVS\_IN current may be higher depending on specific operating configurations, such as BOOT\_MODE[1:0] not equal to 00. During initial power on, VDD\_SNVS\_IN can draw up to 1 mA, if available. VDD\_SNVS\_CAP charge time will increase if less than 1 mA is available.

<sup>3</sup> This is the maximum current per active USB physical interface.

<sup>4</sup> The DRAM power consumption is dependent on several factors, such as external signal termination. DRAM power calculators are typically available from the memory vendors. They take in account factors, such as signal termination. See the *i.MX 6ULZ Power Consumption Measurement Application Note* or examples of DRAM power consumption during specific use case scenarios.

<sup>5</sup> General equation for estimated, maximum power consumption of an IO power supply:

$$I_{max} = N \times C \times V \times (0.5 \times F)$$

Where:

N—Number of IO pins supplied by the power line

C—Equivalent external capacitive load

V—IO voltage

(0.5 x F)—Data change rate. Up to 0.5 of the clock rate (F)

In this equation, I<sub>max</sub> is in Amps, C in Farads, V in Volts, and F in Hertz.

## 4.1.6 Power modes

The i.MX 6ULZ has the following power modes:

- RUN Mode: CPU is active, some portion of the chip can be clock gated or power gated. Support multiple voltage/frequency scaling set point for power saving;

## Electrical characteristics

- Low Power Mode: CPU in WFI state or power gate, some portion of the chip can be shut off for power saving. The Suspend, Low Power Idle, System Idle are consider as sub-modes of the RUN mode;
- SNVS Mode: only RTC is active, with 12 GPIOs in low power state retention mode;
- OFF Mode: all power rails are off.

The following table summarizes the external power supply state in all the power modes.

**Table 13. Power supply state in power modes**

Power rail	RUN	Low power	SNVS	OFF
VDD_SOC_IN	ON	ON	OFF	OFF
VDD_HIGH_IN	ON	ON	OFF	OFF
VDD_SNVS	ON	ON	ON	OFF
USB_OTG1_VBUS USB_OTG2_VBUS	ON / OFF	ON / OFF	OFF	OFF
NVCC_DRAM_2P5	ON	ON	OFF	OFF
NVCC_DRAM	ON	ON	OFF	OFF
NVCC_XXX	ON / OFF	ON / OFF	OFF	OFF

### 4.1.6.1 RUN mode

In RUN mode, the CPU is active and running, and the analog / digital peripheral modules inside the processor will be enabled. In this mode, all the external power rails to the processor have to be ON and the SoC will be able to draw as many current.

Typically, when the CPU is doing DVFS, it switches the VDD\_ARM voltage according to [Table 9](#).

### 4.1.6.2 Low power mode

When the CPU is not running, the processor can enter low power mode. i.MX 6ULZ processor supports a very flexible set of power mode configurations in low power mode.

Typically there are three low power modes used, System IDLE, Low Power IDLE, and SUSPEND:

- System IDLE—This is a mode that the CPU can automatically enter when there is no thread running. All the peripherals can keep working and the CPU's state is retained so the interrupt response can be very short. The cores are able to individually enter the WAIT state.
- Low Power IDLE—This mode is for the case when the system needs to have lower power but still keep some of the peripherals alive. Most of the peripherals, analog modules, and PHYs are shut off. The interrupt response in this mode is expected to be longer than the System IDLE, but its power is much lower.
- Suspend—This mode has the greatest power savings; all clocks, unused analog/PHYs, and peripherals are off. The external DRAM stays in Self-Refresh mode. The exit time from this mode is much longer.



Table 14 shows the current core consumption (not including I/O) of i.MX 6ULZ processors in selected low power modes.

**Table 14. Low power mode current and power consumption**

Mode	Test conditions	Supply	Typical	Units
SYSTEM IDLE: LDO Enabled	<ul style="list-style-type: none"> <li>LDO_ARM and LDO_SOC are set to 1.15 V</li> <li>LDO_2P5 set to 2.5 V, LDO_1P1 set to 1.1 V</li> <li>CPU in WFI, CPU clock gated</li> <li>DDR is in self refresh</li> <li>24 MHz XTAL is ON</li> <li>528 PLL is active, other PLLs are power down</li> <li>High-speed peripheral clock gated, but remain powered</li> </ul>	VDD_SOC_IN (1.275 V)	9	mA
		VDD_HIGH_IN (3.0 V)	9.7	
		VDD_SNVS_IN (3.0 V)	0.04	
		Total	40.7	mW
SYSTEM IDLE: LDO Bypassed	<ul style="list-style-type: none"> <li>LDO_ARM and LDO_SOC are set to bypass mode</li> <li>LDO_2P5 set to 2.5 V, LDO_1P1 set to 1.1 V</li> <li>CPU in WFI, CPU clock gated</li> <li>DDR is in self refresh</li> <li>24 MHz XTAL is ON</li> <li>528 PLL is active, other PLLs are power down</li> <li>High-speed peripheral clock gated, but remain powered</li> </ul>	VDD_SOC_IN (1.25 V)	8.5	mA
		VDD_HIGH_IN (3.0 V)	8.8	
		VDD_SNVS_IN (3.0 V)	0.04	
		Total	37.15	mW
LOW POWER IDLE: LDO Enabled	<ul style="list-style-type: none"> <li>LDO_SOC is set to 1.15 V, LDO_ARM is in PG mode</li> <li>LDO_2P5 and LDO_1P1 are set to weak mode</li> <li>CPU in power gate mode</li> <li>DDR is in self refresh</li> <li>All PLLs are power down</li> <li>24 MHz XTAL is off, 24 MHz RCOSC used as clock source</li> <li>High-speed peripheral are powered off</li> </ul>	VDD_SOC_IN (1.025 V)	1.6	mA
		VDD_HIGH_IN (3.0 V)	1.25	
		VDD_SNVS_IN (3.0 V)	0.03	
		Total	5.48	mW
LOW POWER IDLE: LDO Bypassed	<ul style="list-style-type: none"> <li>LDO_SOC is in bypass mode, LDO_ARM is in PG mode</li> <li>LDO_2P5 and LDO_1P1 are set to weak mode</li> <li>CPU in power gate mode</li> <li>DDR is in self refresh</li> <li>All PLLs are power down</li> <li>24 MHz XTAL is off, 24 MHz RCOSC used as clock source</li> <li>High-speed peripheral are powered off</li> </ul>	VDD_SOC_IN (0.9 V)	1.5	mA
		VDD_HIGH_IN (3.0 V)	0.3	
		VDD_SNVS_IN (3.0 V)	0.05	
		Total	2.4	mW
SUSPEND	<ul style="list-style-type: none"> <li>LDO_SOC is in bypass mode, LDO_ARM is in PG mode</li> <li>LDO_2P5 and LDO_1P1 are shut off</li> <li>CPU in power gate mode</li> <li>DDR is in self refresh</li> <li>All PLLs are power down</li> <li>24 MHz XTAL is off, 24 MHz RCOSC is off</li> <li>All clocks are shut off, except 32 kHz RTC</li> <li>High-speed peripheral are powered off</li> </ul>	VDD_SOC_IN (0.9 V)	0.3	mA
		VDD_HIGH_IN (3.0 V)	0.03	
		VDD_SNVS_IN (3.0 V)	0.03	
		Total	0.45	mW

**Table 14. Low power mode current and power consumption (continued)**

SNVS	<ul style="list-style-type: none"> <li>All SOC digital logic, analog module are shut off</li> <li>32 kHz RTC is alive</li> </ul>	VDD_SOC_IN (0 V)	0	mA
		VDD_HIGH_IN (0 V)	0	
		VDD_SNVS_IN (3.0 V)	0.03	
		Total	0.09	mW

#### 4.1.6.3 SNVS mode

SNVS mode is also called RTC mode, where only the power for the SNVS domain remain on. In this mode, only the RTC is still active.

The power consumption in SNVS mode will be less than 0.03 mA@3.0V on VDD\_SNVS for typical silicon at 25C.

In SNVS mode, the supported wakeup source are RTC alarm, ONOFF event, and also the 12 GPIO pads in VDD\_SNVS\_IN domain.

In some applications, the SNVS mode is powered by non-rechargeable coin cell battery, so the power consumption in SNVS mode has to be very low.

#### 4.1.6.4 OFF mode

In OFF mode, all power rails are shut off.

### 4.1.7 USB PHY current consumption

#### 4.1.7.1 Power Down mode

In power down mode, everything is powered down, including the USB VBUS valid detectors in typical condition. [Table 15](#) shows the USB interface current consumption in power down mode.

**Table 15. USB PHY current consumption in Power Down mode**

	VDD_USB_CAP (3.0 V)	VDD_HIGH_CAP (2.5 V)	NVCC_PLL (1.1 V)
Current	5.1 $\mu$ A	1.7 $\mu$ A	< 0.5 $\mu$ A

#### NOTE

The currents on the VDD\_HIGH\_CAP and VDD\_USB\_CAP were identified to be the voltage divider circuits in the USB-specific level shifters.

## 4.2 Power supplies requirements and restrictions

The system design must comply with power-up sequence, power-down sequence, and steady state guidelines as described in this section to guarantee the reliable operation of the device. Any deviation from these sequences may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the processor (worst-case scenario)

### 4.2.1 Power-up sequence

The below restrictions must be followed:

- VDD\_SNVS\_IN supply must be turned on before any other power supply.
- If a coin cell is used to power VDD\_SNVS\_IN, then ensure that it is connected before any other supply is switched on.
- VDD\_HIGH\_IN should be turned on before VDD\_SOC\_IN.

#### NOTE

The POR\_B input (if used) must be immediately asserted at power-up and remain asserted until after the last power rail reaches its working voltage. In the absence of an external reset feeding the POR\_B input, the internal POR module takes control. See the *i.MX 6ULZ Reference Manual* (IMX6ULZRM) for further details and to ensure that all necessary requirements are being met.

#### NOTE

Need to ensure that there is no back voltage (leakage) from any supply on the board towards the 3.3 V supply (for example, from the external components that use both the 1.8 V and 3.3 V supplies).

#### NOTE

USB\_OTG1\_VBUS and USB\_OTG2\_VBUS are not part of the power supply sequence and may be powered at any time.

### 4.2.2 Power-down sequence

The following restrictions must be followed:

- VDD\_SNVS\_IN supply must be turned off after any other power supply.
- If a coin cell is used to power VDD\_SNVS\_IN, then ensure that it is removed after any other supply is switched off.
- VDD\_HIGH\_IN should be turned off after VDD\_SOC\_IN is switched off.

### 4.2.3 Power supplies usage

All I/O pins should not be externally driven while the I/O power supply for the pin (NVCC\_XXX) is OFF. This can cause internal latch-up and malfunctions due to reverse current flows. For information about I/O power supply of each pin, see “Power Rail” columns in pin list tables of [Section 6, Package information and contact assignments](#).

## 4.3 Integrated LDO voltage regulator parameters

Various internal supplies can be powered ON from internal LDO voltage regulators. All the supply pins named \*\_CAP must be connected to external capacitors. The onboard LDOs are intended for internal use only and should not be used to power any external circuitry. See the *i.MX 6ULZ Reference Manual* (IMX6ULZRM) for details on the power tree scheme.

### NOTE

The \*\_CAP signals should not be powered externally. These signals are intended for internal LDO operation only.

### 4.3.1 Digital regulators (LDO\_ARM, LDO\_SOC)

There are two digital LDO regulators (“Digital”, because of the logic loads that they drive, not because of their construction). The advantages of the regulators are to reduce the input supply variation because of their input supply ripple rejection and their on-die trimming. This translates into more stable voltage for the on-chip logics.

These regulators have two basic modes:

- Power Gate. The regulation FET is switched fully off limiting the current draw from the supply. The analog part of the regulator is powered down here limiting the power consumption.
- Analog regulation mode. The regulation FET is controlled such that the output voltage of the regulator equals the programmed target voltage. The target voltage is fully programmable in 25 mV steps.

For additional information, see the *i.MX 6ULZ Reference Manual* (IMX6ULZRM).

### 4.3.2 Analog regulators (LDO\_1P1, LDO\_2P5, and LDO\_USB)

#### 4.3.2.1 LDO\_1P1

The LDO\_1P1 regulator implements a programmable linear-regulator function from VDD\_HIGH\_IN (see [Table 9](#) for minimum and maximum input requirements). Typical Programming Operating Range is 1.0 V to 1.2 V with the nominal default setting as 1.1 V. The LDO\_1P1 supplies the USB PHY, and PLLs. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded to take the necessary steps. Current-limiting can be enabled to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled for systems requiring this feature.

For additional information, see the *i.MX 6ULZ Reference Manual* (IMX6ULZRM).

#### 4.3.2.2 LDO\_2P5

The LDO\_2P5 module implements a programmable linear-regulator function from VDD\_HIGH\_IN (see [Table 9](#) for minimum and maximum input requirements). Typical Programming Operating Range is 2.25 V to 2.75 V with the nominal default setting as 2.5 V. LDO\_2P5 supplies the DDR IOs, USB PHY, E-fuse module, and PLLs. A programmable brown-out detector is included in the regulator that can be used by

the system to determine when the load capability of the regulator is being exceeded, to take the necessary steps. Current-limiting can be enabled to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled for systems requiring this feature. An alternate self-biased low-precision weak-regulator is included that can be enabled for applications needing to keep the output voltage alive during low-power modes where the main regulator driver and its associated global bandgap reference module are disabled. The output of the weak-regulator is not programmable and is a function of the input supply as well as the load current. Typically, with a 3 V input supply the weak-regulator output is 2.525 V and its output impedance is approximately 40  $\Omega$ .

For additional information, see the *i.MX 6ULZ Reference Manual* (IMX6ULZRM).

### 4.3.2.3 LDO\_USB

The LDO\_USB module implements a programmable linear-regulator function from the USB VUSB voltages (4.4 V–5.5 V) to produce a nominal 3.0 V output voltage. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded, to take the necessary steps. This regulator has a built in power-mux that allows the user to select to run the regulator from either USB VBUS supply, when both are present. If only one of the USB VBUS voltages is present, then, the regulator automatically selects this supply. Current limit is also included to help the system meet in-rush current targets.

For additional information, see the *i.MX 6ULZ Reference Manual* (IMX6ULZRM).

## 4.4 PLL's electrical characteristics

### 4.4.1 Audio/Video PLL's electrical parameters

Table 16. Audio/Video PLL's electrical parameters

Parameter	Value
Clock output range	650 MHz ~1.3 GHz
Reference clock	24 MHz
Lock time	<11250 reference cycles

### 4.4.2 528 MHz PLL

Table 17. 528 MHz PLL's electrical parameters

Parameter	Value
Clock output range	528 MHz PLL output
Reference clock	24 MHz
Lock time	<11250 reference cycles

### 4.4.3 480 MHz PLL

Table 18. 480 MHz PLL's electrical parameters

Parameter	Value
Clock output range	480 MHz PLL output
Reference clock	24 MHz
Lock time	<383 reference cycles

### 4.4.4 Arm PLL

Table 19. Arm PLL's electrical parameters

Parameter	Value
Clock output range	648 MHz ~ 1296 MHz
Reference clock	24 MHz
Lock time	<2250 reference cycles

## 4.5 On-chip oscillators

### 4.5.1 OSC24M

This block implements an amplifier that when combined with a suitable quartz crystal and external load capacitors implement an oscillator. The oscillator is powered from NVCC\_PLL.

The system crystal oscillator consists of a Pierce-type structure running off the digital supply. A straight forward biased-inverter implementation is used.

### 4.5.2 OSC32K

This block implements an amplifier that when combined with a suitable quartz crystal and external load capacitors implement a low power oscillator. It also implements a power mux such that it can be powered from either a ~3 V backup battery (VDD\_SNVS\_IN) or VDD\_HIGH\_IN such as the oscillator consumes power from VDD\_HIGH\_IN when that supply is available and transitions to the backup battery when VDD\_HIGH\_IN is lost.

In addition, if the clock monitor determines that the OSC32K is not present, then the source of the 32 K will automatically switch to a crude internal ring oscillator. The frequency range of this block is approximately 10–45 kHz. It highly depends on the process, voltage, and temperature.

The OSC32k runs from VDD\_SNVS\_CAP supply, which comes from the VDD\_HIGH\_IN/VDD\_SNVS\_IN. The target battery is a ~3 V coin cell. Proper choice of coin cell type is necessary for chosen VDD\_HIGH\_IN range. Appropriate series resistor (Rs) must be used when

connecting the coin cell.  $R_s$  depends on the charge current limit that depends on the chosen coin cell. For example, for Panasonic ML621:

- Average Discharge Voltage is 2.5 V
- Maximum Charge Current is 0.6 mA

For a charge voltage of 3.2 V,  $R_s = (3.2-2.5)/0.6 \text{ m} = 1.17 \text{ k}$ .

**Table 20. OSC32K main characteristics**

	Min	Typ	Max	Comments
Fosc	—	32.768 KHz	—	This frequency is nominal and determined mainly by the crystal selected. 32.0 K would work as well.
Current consumption	—	4 $\mu\text{A}$	—	The 4 $\mu\text{A}$ is the consumption of the oscillator alone (OSC32k). Total supply consumption will depend on what the digital portion of the RTC consumes. The ring oscillator consumes 1 $\mu\text{A}$ when ring oscillator is inactive, 20 $\mu\text{A}$ when the ring oscillator is running. Another 1.5 $\mu\text{A}$ is drawn from vdd_rtc in the power_detect block. So, the total current is 6.5 $\mu\text{A}$ on vdd_rtc when the ring oscillator is not running.
Bias resistor	—	14 M $\Omega$	—	This the integrated bias resistor that sets the amplifier into a high gain state. Any leakage through the ESD network, external board leakage, or even a scope probe that is significant relative to this value will debias the amp. The debiasing will result in low gain, and will impact the circuit's ability to start up and maintain oscillations.
<b>Crystal Properties</b>				
Cload	—	10 pF	—	Usually crystals can be purchased tuned for different Cloads. This Cload value is typically 1/2 of the capacitances realized on the PCB on either side of the quartz. A higher Cload will decrease oscillation margin, but increases current oscillating through the crystal.
ESR	—	50 k $\Omega$	100 k $\Omega$	Equivalent series resistance of the crystal. Choosing a crystal with a higher value will decrease the oscillating margin.

## 4.6 I/O DC parameters

This section includes the DC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2 and DDR3/DDR3L modes

### NOTE

The term 'OVDD' in this section refers to the associated supply rail of an input or output.




Figure 3. Circuit for parameters Voh and Vol for I/O cells

### 4.6.1 XTALI and RTC\_XTALI (clock inputs) DC parameters

Table 21 shows the DC parameters for the clock inputs.

Table 21. XTALI and RTC\_XTALI DC parameters <sup>1</sup>

Parameter	Symbol	Test conditions	Min	Max	Unit
XTALI high-level DC input voltage	Vih	—	0.8 x NVCC_PLL	NVCC_PLL	V
XTALI low-level DC input voltage	Vil	—	0	0.2	V
RTC_XTALI high-level DC input voltage	Vih	—	0.8	1.1	V
RTC_XTALI low-level DC input voltage	Vil	—	0	0.2	V

<sup>1</sup> The DC parameters are for external clock input only.

### 4.6.2 Single voltage General Purpose I/O (GPIO) DC parameters

Table 22 shows DC parameters for GPIO pads. The parameters in Table 22 are guaranteed per the operating ranges in Table 9, unless otherwise noted.

Table 22. Single voltage GPIO DC parameters

Parameter	Symbol	Test conditions	Min	Max	Units
High-level output voltage <sup>1</sup>	V <sub>OH</sub>	I <sub>oh</sub> = -0.1mA (ipp_dse=001,010) I <sub>oh</sub> = -1mA (ipp_dse=011,100,101,110,111)	OVDD-0.15	—	V
Low-level output voltage <sup>1</sup>	V <sub>OL</sub>	I <sub>ol</sub> = 0.1mA (ipp_dse=001,010) I <sub>ol</sub> = 1mA (ipp_dse=011,100,101,110,111)	—	0.15	V
High-Level input voltage <sup>1,2</sup>	V <sub>IH</sub>	—	0.7 x OVDD	OVDD	V
Low-Level input voltage <sup>1,2</sup>	V <sub>IL</sub>	—	0	0.3 x OVDD	V
Input Hysteresis (OVDD= 1.8V)	VHYS_LowVDD	OVDD=1.8V	200	—	mV
Input Hysteresis (OVDD=3.3V)	VHYS_HighVDD	OVDD=3.3V	200	—	mV



Table 22. Single voltage GPIO DC parameters (continued)

Parameter	Symbol	Test conditions	Min	Max	Units
Schmitt trigger $V_{T+}^{2,3}$	VTH+	—	0.5 x OVDD	—	mV
Schmitt trigger $V_{T-}^{2,3}$	VTH-	—	—	0.5 x OVDD	mV
Pull-up resistor (22_kΩ PU)	RPU_22K	Vin=0V	—	212	μA
Pull-up resistor (22_kΩ PU)	RPU_22K	Vin=OVDD	—	1	μA
Pull-up resistor (47_kΩ PU)	RPU_47K	Vin=0V	—	100	μA
Pull-up resistor (47_kΩ PU)	RPU_47K	Vin=OVDD	—	1	μA
Pull-up resistor (100_kΩ PU)	RPU_100K	Vin=0V	—	48	μA
Pull-up resistor (100_kΩ PU)	RPU_100K	Vin=OVDD	—	1	μA
Pull-down resistor (100_kΩ PD)	RPD_100K	Vin=OVDD	—	48	μA
Pull-down resistor (100_kΩ PD)	RPD_100K	Vin=0V	—	1	μA
Input current (no PU/PD)	IIN	VI = 0, VI = OVDD	-1	1	μA
Keeper Circuit Resistance	R_Keeper	VI=0.3 x OVDD, VI = 0.7 x OVDD	105	175	kΩ

<sup>1</sup> Overshoot and undershoot conditions (transitions above OVDD and below GND) on switching pads must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

<sup>2</sup> To maintain a valid level, the transition edge of the input must sustain a constant slew rate (monotonic) from the current DC level through to the target DC level, Vil or Vih. Monotonic input transition time is from 0.1 ns to 1 s.

<sup>3</sup> Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled.

### 4.6.3 DDR I/O DC parameters

The DDR I/O pads support LPDDR2 and DDR3/DDR3L operational modes. For details on supported DDR memory configurations, see [Section 4.10, Multi-Mode DDR Controller \(MMDC\)](#).

#### 4.6.3.1 LPDDR2 Mode I/O DC parameters

Table 23. LPDDR2 I/O DC electrical parameters<sup>1</sup>

Parameters	Symbol	Test conditions	Min	Max	Unit
High-level output voltage	VOH	Ioh= -0.1mA	0.9 x OVDD	—	V
Low-level output voltage	VOL	Iol= 0.1mA	—	0.1 x OVDD	V
Input Reference Voltage	Vref	—	0.49 x OVDD	0.51 x OVDD	V
DC High-Level input voltage	Vih_DC	—	Vref+0.13	OVDD	V
DC Low-Level input voltage	Vil_DC	—	OVSS	Vref-0.13	V
Differential Input Logic High	Vih_diff	—	0.26	Note <sup>2</sup>	—
Differential Input Logic Low	Vil_diff	—	Note <sup>2</sup>	-0.26	—

## Electrical characteristics

**Table 23. LPDDR2 I/O DC electrical parameters<sup>1</sup> (continued)**

Parameters	Symbol	Test conditions	Min	Max	Unit
Pull-up/Pull-down Impedance Mismatch	Mmpupd	—	-15	15	%
240 $\Omega$ unit calibration resolution	Rres	—	—	10	$\Omega$
Keeper Circuit Resistance	Rkeep	—	110	175	k $\Omega$
Input current (no pull-up/down)	Iin	VI = 0, VI = OVDD	-2.5	2.5	$\mu$ A

<sup>1</sup> Note that the JEDEC LPDDR2 specification (JESD209\_2B) supersedes any specification in this document.

<sup>2</sup> The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot.

### 4.6.3.2 DDR3/DDR3L Mode I/O DC parameters

The parameters in Table 25 are guaranteed per the operating ranges in Table 9, unless otherwise noted.

**Table 25. DDR3/DDR3L I/O DC electrical characteristics**

Parameters	Symbol	Test conditions	Min	Max	Unit
High-level output voltage	VOH	Ioh= -0.1mA Voh (for ipp_dse=001)	0.8 x OVDD <sup>1</sup>	—	V
Low-level output voltage	VOL	Iol= 0.1mA Vol (for ipp_dse=001)	0.2 x OVDD	—	V
High-level output voltage	VOH	Ioh= -1mA Voh (for all except ipp_dse=001)	0.8 x OVDD	—	V
Low-level output voltage	VOL	Iol= 1mA Vol (for all except ipp_dse=001)	0.2 x OVDD	—	V
Input Reference Voltage	Vref	—	0.49 x OVDD	0.51 x ovdd	V
DC High-Level input voltage	Vih_DC	—	Vref <sup>2</sup> +0.1	OVDD	V
DC Low-Level input voltage	Vil_DC	—	OVSS	Vref-0.1	V
Differential Input Logic High	Vih_diff	—	0.2	See Note <sup>3</sup>	V
Differential Input Logic Low	Vil_diff	—	—	-0.2	V
Termination Voltage	Vtt	Vtt tracking OVDD/2	0.49 x OVDD	0.51 x OVDD	V
Pull-up/Pull-down Impedance Mismatch	Mmpupd	—	-10	10	%
240 $\Omega$ unit calibration resolution	Rres	—	—	10	$\Omega$
Keeper Circuit Resistance	Rkeep	—	105	165	k $\Omega$
Input current (no pull-up/down)	Iin	VI = 0, VI = OVDD	-2.9	2.9	$\mu$ A

<sup>1</sup> OVDD – I/O power supply (1.425 V–1.575 V for DDR3 and 1.283 V–1.45 V for DDR3L)

<sup>2</sup> Vref – DDR3/DDR3L external reference voltage

<sup>3</sup> The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot.

#### 4.6.4 LVDS I/O DC parameters

The LVDS interface complies with TIA/EIA 644-A standard. See TIA/EIA STANDARD 644-A, “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits” for details.

Table 26 shows the Low Voltage Differential Signaling (LVDS) I/O DC parameters.

Table 26. LVDS I/O DC characteristics

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Output Differential Voltage	VOD	Rload-100 $\Omega$ Diff	250	350	450	mV
Output High Voltage	VOH	IOH = 0 mA	1.25	1.375	1.6	V
Output Low Voltage	VOL	IOL = 0 mA	0.9	1.025	1.25	V
Offset Voltage	VOS	—	1.125	1.2	1.375	V

#### 4.7 I/O AC parameters

This section includes the AC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2 and DDR3/DDR3L modes

The GPIO and DDR I/O load circuit and output transition time waveforms are shown in Figure 4 and Figure 5.




Figure 4. Load Circuit for output




Figure 5. Output transition time waveform

##### 4.7.1 General Purpose I/O AC parameters

The I/O AC parameters for GPIO in slow and fast modes are presented in the Table 27 and Table 28, respectively. Note that the fast or slow I/O behavior is determined by the appropriate control bits in the IOMUXC control registers.

## Electrical characteristics

**Table 27. General Purpose I/O AC parameters 1.8 V mode**

Parameter	Symbol	Test condition	Min	Typ	Max	Unit
Output Pad Transition Times, rise/fall (Max Drive, ipp_dse=111)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	2.72/2.79 1.69/1.82	ns
Output Pad Transition Times, rise/fall (High Drive, ipp_dse=101)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	3.99/4.44 2.14/2.50	
Output Pad Transition Times, rise/fall (Medium Drive, ipp_dse=100)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	4.52/5.01 2.52/3.07	
Output Pad Transition Times, rise/fall (Low Drive, ipp_dse=011)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	5.15/5.68 3.44/3.73	
Input Transition Times <sup>1</sup>	trm	—	—	—	25	ns

<sup>1</sup> Hysteresis mode is recommended for inputs with transition times greater than 25 ns.

**Table 28. General Purpose I/O AC parameters 3.3 V mode**

Parameter	Symbol	Test condition	Min	Typ	Max	Unit
Output Pad Transition Times, rise/fall (Max Drive, ipp_dse=101)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	1.84/2.06 1.09/1.35	ns
Output Pad Transition Times, rise/fall (High Drive, ipp_dse=011)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	2.44/2.75 1.75/2.02	
Output Pad Transition Times, rise/fall (Medium Drive, ipp_dse=010)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	3.26/3.70 2.47/2.92	
Output Pad Transition Times, rise/fall (Low Drive, ipp_dse=001)	tr, tf	22 pF Cload, slow slew rate 22 pF Cload, fast slew rate	—	—	5.26/6.19 4.88/5.77	ns
Input Transition Times <sup>1</sup>	trm	—	—	—	25	ns

<sup>1</sup> Hysteresis mode is recommended for inputs with transition times greater than 25 ns.

### 4.7.2 DDR I/O AC parameters

The DDR I/O pads support LPDDR2 and DDR3/DDR3L operational modes. For details on supported DDR memory configurations, see [Section 4.10, Multi-Mode DDR Controller \(MMDC\)](#).

[Table 29](#) shows the AC parameters for DDR I/O operating in LPDDR2 mode.

**Table 29. DDR I/O LPDDR2 mode AC parameters<sup>1</sup>**

Parameter	Symbol	Test condition	Min	Max	Unit
AC input logic high	Vih(ac)	—	Vref + 0.22	OVDD	V
AC input logic low	Vil(ac)	—	0	Vref - 0.22	V
AC differential input high voltage <sup>2</sup>	Vidh(ac)	—	0.44	—	V
AC differential input low voltage	Vidl(ac)	—	—	0.44	V
Input AC differential cross point voltage <sup>3</sup>	Vix(ac)	Relative to Vref	-0.12	0.12	V

Table 29. DDR I/O LPDDR2 mode AC parameters<sup>1</sup> (continued)

Parameter	Symbol	Test condition	Min	Max	Unit
Over/undershoot peak	V <sub>peak</sub>	—	—	0.35	V
Over/undershoot area (above OVDD or below OVSS)	V <sub>area</sub>	400 MHz	—	0.3	V-ns
Single output slew rate, measured between Vol (ac) and Voh (ac)	tsr	50 Ω to Vref. 5 pF load. Drive impedance = 40 Ω ± 30%	1.5	3.5	V/ns
		50 Ω to Vref. 5pF load.Drive impedance = 60 Ω ± 30%	1	2.5	
Skew between pad rise/fall asymmetry + skew caused by SSN	t <sub>SKD</sub>	clk = 400 MHz	—	0.1	ns

<sup>1</sup> Note that the JEDEC LPDDR2 specification (JESD209\_2B) supersedes any specification in this document.

<sup>2</sup> Vid(ac) specifies the input differential voltage | V<sub>tr</sub> - V<sub>cp</sub> | required for switching, where V<sub>tr</sub> is the “true” input signal and V<sub>cp</sub> is the “complementary” input signal. The Minimum value is equal to V<sub>ih</sub>(ac) - V<sub>il</sub>(ac).

<sup>3</sup> The typical value of Vix(ac) is expected to be about 0.5 x OVDD. and Vix(ac) is expected to track variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

Table 30 shows the AC parameters for DDR I/O operating in DDR3/DDR3L mode.

Table 30. DDR I/O DDR3/DDR3L mode AC parameters<sup>1</sup>

Parameter	Symbol	Test condition	Min	Typ	Max	Unit
AC input logic high	V <sub>ih</sub> (ac)	—	V <sub>ref</sub> + 0.175	—	OVDD	V
AC input logic low	V <sub>il</sub> (ac)	—	0	—	V <sub>ref</sub> - 0.175	V
AC differential input voltage <sup>2</sup>	V <sub>id</sub> (ac)	—	0.35	—	—	V
Input AC differential cross point voltage <sup>3</sup>	V <sub>ix</sub> (ac)	Relative to V <sub>ref</sub>	V <sub>ref</sub> - 0.15	—	V <sub>ref</sub> + 0.15	V
Over/undershoot peak	V <sub>peak</sub>	—	—	—	0.4	V
Over/undershoot area (above OVDD or below OVSS)	V <sub>area</sub>	400 MHz	—	—	0.5	V-ns
Single output slew rate, measured between Vol (ac) and Voh (ac)	tsr	Driver impedance = 34 Ω	2.5	—	5	V/ns
Skew between pad rise/fall asymmetry + skew caused by SSN	t <sub>SKD</sub>	clk = 400 MHz	—	—	0.1	ns

<sup>1</sup> Note that the JEDEC JESD79\_3C specification supersedes any specification in this document.

<sup>2</sup> Vid(ac) specifies the input differential voltage | V<sub>tr</sub>-V<sub>cp</sub> | required for switching, where V<sub>tr</sub> is the “true” input signal and V<sub>cp</sub> is the “complementary” input signal. The Minimum value is equal to V<sub>ih</sub>(ac) - V<sub>il</sub>(ac).

<sup>3</sup> The typical value of Vix(ac) is expected to be about 0.5 x OVDD. and Vix(ac) is expected to track variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

## 4.8 Output buffer impedance parameters

This section defines the I/O impedance parameters of the i.MX 6ULZ processors for the following I/O types:

- Single Voltage General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2, and DDR3/DDR3L modes

### NOTE

GPIO and DDR I/O output driver impedance is measured with “long” transmission line of impedance  $Z_{tl}$  attached to I/O pad and incident wave launched into transmission line.  $R_{pu}/R_{pd}$  and  $Z_{tl}$  form a voltage divider that defines specific voltage of incident wave relative to OVDD. Output driver impedance is calculated from this voltage divider (see [Figure 6](#)).




Figure 6. Impedance matching load for measurement

### 4.8.1 Single voltage GPIO output buffer impedance

Table 31 shows the GPIO output buffer impedance (OVDD 1.8 V).

**Table 31. GPIO output buffer average impedance (OVDD 1.8 V)**

Parameter	Symbol	Drive strength (DSE)	Typ value	Unit
Output Driver Impedance	Rdrv	001	260	Ω
		010	130	
		011	88	
		100	65	
		101	52	
		110	43	
		111	37	

Table 32 shows the GPIO output buffer impedance (OVDD 3.3 V).

**Table 32. GPIO output buffer average impedance (OVDD 3.3 V)**

Parameter	Symbol	Drive strength (DSE)	Typ value	Unit
Output Driver Impedance	Rdrv	001	157	Ω
		010	78	
		011	53	
		100	39	
		101	32	
		110	26	
		111	23	

### 4.8.2 DDR I/O output buffer impedance

Table 33 shows DDR I/O output buffer impedance of i.MX 6ULZ processors.

**Table 33. DDR I/O output buffer impedance**

Parameter	Symbol	Test conditions DSE (Drive strength)	Typical		Unit
			NVCC_DRAM=1.5 V (DDR3) DDR_SEL=11	NVCC_DRAM=1.2 V (LPDDR2) DDR_SEL=10	
Output Driver Impedance	Rdrv	000	Hi-Z	Hi-Z	Ω
		001	240	240	
		010	120	120	
		011	80	80	
		100	60	60	
		101	48	48	
		110	40	40	
		111	34	34	

**Note:**

1. Output driver impedance is controlled across PVTs using ZQ calibration procedure.
2. Calibration is done against 240 Ω external reference resistor.
3. Output driver impedance deviation (calibration accuracy) is ±5% (max/min impedance) across PVTs.

## 4.9 System modules timing

This section contains the timing and electrical parameters for the modules in each i.MX 6ULZ processor.



### 4.9.1 Reset timings parameters

Figure 7 shows the reset timing and Table 34 lists the timing parameters.




Figure 7. Reset timing diagram

Table 34. Reset timing parameters

ID	Parameter	Min	Max	Unit
CC1	Duration of POR_B to be qualified as valid.	1	—	RTC_XTALI cycle

### 4.9.2 WDOG reset timing parameters

Figure 8 shows the WDOG reset timing and Table 35 lists the timing parameters.




Figure 8. WDOGn\_B timing diagram

Table 35. WDOGn\_B timing parameters

ID	Parameter	Min	Max	Unit
CC3	Duration of WDOGn_B Assertion	1	—	RTC_XTALI cycle

#### NOTE

RTC\_XTALI is approximately 32 kHz. RTC\_XTALI cycle is one period or approximately 30  $\mu$ s.

#### NOTE

WDOG1\_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUX manual for detailed information.

### 4.9.3 External Interface Module (EIM)

The following subsections provide information on the EIM.

### 4.9.3.1 EIM interface pads allocation

EIM supports 32-bit, 16-bit and 8-bit devices operating in address/data separate or multiplexed modes. Table 36 provides EIM interface pads allocation in different modes.

**Table 36. EIM multiplexing<sup>1</sup>**

Setup	Non Multiplexed Address/Data mode			Multiplexed Address/Data mode	
	8 Bit		16 Bit	16 Bit	32 Bit
	MUM = 0, DSZ = 100	MUM = 0, DSZ = 101	MUM = 0, DSZ = 001	MUM = 1, DSZ = 001	MUM = 1, DSZ = 011
A[15:0]	EIM_DA[15:0]	EIM_DA[15:0]	EIM_DA[15:0]	EIM_DA[15:0]	EIM_DA[15:0]
A[25:16]	EIM_A[25:16]	EIM_A[25:16]	EIM_A[25:16]	EIM_A[25:16]	EIM_D[9:0]
D[7:0], EIM_EB0	EIM_D[7:0]	—	EIM_D[7:0]	EIM_DA[7:0]	EIM_DA[7:0]
D[15:8], EIM_EB1	—	EIM_D[15:8]	EIM_D[15:8]	EIM_DA[15:8]	EIM_DA[15:8]
D[23:16], EIM_EB2	—	—	—	—	EIM_D[7:0]
D[31:24], EIM_EB3	—	—	—	—	EIM_D[15:8]

<sup>1</sup> For more information on configuration ports mentioned in this table, see the i.MX 6ULZ reference manual.

### 4.9.3.2 General EIM timing-synchronous mode

Figure 9, Figure 10, and Table 37 specify the timings related to the EIM module. All EIM output control signals may be asserted and deasserted by an internal clock synchronized to the EIM\_BCLK rising edge according to corresponding assertion/negation control fields.




Figure 9. EIM outputs timing diagram




Figure 10. EIM inputs timing diagram

### 4.9.3.3 Examples of EIM synchronous accesses

Table 37. EIM bus timing parameters <sup>1</sup>

ID	Parameter	BCD = 0		BCD = 1		BCD = 2		BCD = 3	
		Min	Max	Min	Max	Min	Max	Min	Max
WE1	EIM_BCLK Cycle time <sup>2</sup>	t	—	2 x t	—	3 x t	—	4 x t	—
WE2	EIM_BCLK Low Level Width	0.4 x t	—	0.8 x t	—	1.2 x t	—	1.6 x t	—
WE3	EIM_BCLK High Level Width	0.4 x t	—	0.8 x t	—	1.2 x t	—	1.6 x t	—

Table 37. EIM bus timing parameters (continued)<sup>1</sup>

ID	Parameter	BCD = 0		BCD = 1		BCD = 2		BCD = 3	
		Min	Max	Min	Max	Min	Max	Min	Max
WE4	Clock rise to address valid <sup>3</sup>	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE5	Clock rise to address invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE6	Clock rise to EIM_CSx_B valid	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE7	Clock rise to EIM_CSx_B invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE8	Clock rise to EIM_WE_B Valid	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE9	Clock rise to EIM_WE_B Invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE10	Clock rise to EIM_OE_B Valid	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE11	Clock rise to EIM_OE_B Invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE12	Clock rise to EIM_EBx_B Valid	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE13	Clock rise to EIM_EBx_B Invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE14	Clock rise to EIM_LBA_B Valid	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE15	Clock rise to EIM_LBA_B Invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE16	Clock rise to Output Data Valid	$-0.5 \times t - 1.25$	$-0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$-1.5 \times t - 1.25$	$-1.5 \times t + 1.75$	$-2 \times t - 1.25$	$-2 \times t + 1.75$
WE17	Clock rise to Output Data Invalid	$0.5 \times t - 1.25$	$0.5 \times t + 1.75$	$t - 1.25$	$t + 1.75$	$1.5 \times t - 1.25$	$1.5 \times t + 1.75$	$2 \times t - 1.25$	$2 \times t + 1.75$
WE18	Input Data setup time to Clock rise	2	—	4	—	—	—	—	—
WE19	Input Data hold time from Clock rise	2	—	2	—	—	—	—	—
WE20	EIM_WAIT_B setup time to Clock rise	2	—	4	—	—	—	—	—
WE21	EIM_WAIT_B hold time from Clock rise	2	—	2	—	—	—	—	—

<sup>1</sup>  $t$  is the maximum EIM logic (axi\_clk) cycle time. The maximum allowed axi\_clk frequency depends on the fixed/non-fixed latency configuration, whereas the maximum allowed EIM\_BCLK frequency is:

- Fixed latency for both read and write is 132 MHz.
- Variable latency for read only is 132 MHz.
- Variable latency for write only is 52 MHz.

In variable latency configuration for write, if BCD = 0 & WBCDD = 1 or BCD = 1, axi\_clk must be 104 MHz. Write BCD = 1 and 104 MHz axi\_clk, will result in an EIM\_BCLK of 52 MHz. When the clock branch to EIM is decreased to 104 MHz, other buses are impacted which are clocked from this source. See the CCM chapter of the *i.MX 6ULZ Reference Manual (IMX6ULZRM)* for a detailed clock tree description.

<sup>2</sup> EIM\_BCLK parameters are being measured from the 50% point, that is, high is defined as 50% of signal value and low is defined as 50% as signal value.

<sup>3</sup> For signal measurements, “High” is defined as 80% of signal value and “Low” is defined as 20% of signal value.

Figure 11 to Figure 14 provide few examples of basic EIM accesses to external memory devices with the timing parameters mentioned previously for specific control parameters settings.




Figure 11. Synchronous memory read access, WSC = 1




Figure 12. Synchronous memory, write access, WSC = 1, WBEA = 0 and WADVN = 0




Figure 13. Muxed Address/Data (A/D) mode, synchronous write access, WSC = 6, ADVA = 0, ADVN = 1, and ADH = 1

**NOTE**

In 32-bit muxed address/data (A/D) mode the 16 MSBs are driven on the data bus.




Figure 14. 16-bit Muxed A/D mode, synchronous read access, WSC = 7, RADVN = 1, ADH = 1, OEA = 0

#### 4.9.3.4 General EIM Timing-Asynchronous mode

Figure 15 through Figure 19, and Table 38 help to determine timing parameters relative to the chip select (CS) state for asynchronous and DTACK EIM accesses with corresponding EIM bit fields and the timing parameters mentioned above.

Asynchronous read & write access length in cycles may vary from what is shown in Figure 15 through Figure 18 as RWSC, OEN and CSN is configured differently. See the *i.MX 6ULZ Reference Manual (IMX6ULZRM)* for the EIM programming model.




Figure 15. Asynchronous memory read access (RWSC = 5)




Figure 16. Asynchronous A/D muxed read access (RWSC = 5)




Figure 17. Asynchronous memory write access






Figure 18. Asynchronous A/D Muxed write access




Figure 19. DTACK mode read access (DAP = 0)

## Electrical characteristics




Figure 20. DTACK mode write access (DAP = 0)

Table 38. EIM asynchronous timing parameters table relative chip to select

Ref No.	Parameter	Determination by synchronous measured parameters <sup>1</sup>	Min	Max (If 132 MHz is supported by SoC)	Unit
WE31	EIM_CSx_B valid to Address Valid	WE4 - WE6 - CSA <sup>2</sup>	—	3 - CSA	ns
WE32	Address Invalid to EIM_CSx_B invalid	WE7 - WE5 - CSN <sup>3</sup>	—	3 - CSN	ns
WE32A(mixed A/D)	EIM_CSx_B valid to Address Invalid	$t^4 + WE4 - WE7 + (ADV_N^5 + ADVA^6 + 1 - CSA)$	$-3 + (ADV_N + ADVA + 1 - CSA)$	—	ns
WE33	EIM_CSx_B Valid to EIM_WE_B Valid	WE8 - WE6 + (WEA - WCSA)	—	3 + (WEA - WCSA)	ns
WE34	EIM_WE_B Invalid to EIM_CSx_B Invalid	WE7 - WE9 + (WEN - WCSN)	—	3 - (WEN - WCSN)	ns
WE35	EIM_CSx_B Valid to EIM_OE_B Valid	WE10 - WE6 + (OEA - RCSA)	—	3 + (OEA - RCSA)	ns
WE35A (mixed A/D)	EIM_CSx_B Valid to EIM_OE_B Valid	WE10 - WE6 + (OEA + RADVN + RADVA + ADH + 1 - RCSA)	$-3 + (OEA + RADVN + RADVA + ADH + 1 - RCSA)$	3 + (OEA + RADVN + RADVA + ADH + 1 - RCSA)	ns
WE36	EIM_OE_B Invalid to EIM_CSx_B Invalid	WE7 - WE11 + (OEN - RCSN)	—	3 - (OEN - RCSN)	ns
WE37	EIM_CSx_B Valid to EIM_EBx_B Valid (Read access)	WE12 - WE6 + (RBEA - RCSA)	—	3 + (RBEA - RCSA)	ns

Table 38. EIM asynchronous timing parameters table relative chip to select (continued)

Ref No.	Parameter	Determination by synchronous measured parameters <sup>1</sup>	Min	Max (If 132 MHz is supported by SoC)	Unit
WE38	EIM_EBx_B Invalid to EIM_CSx_B Invalid (Read access)	WE7 - WE13 + (RBEN - RCSN)	—	3 - (RBEN - RCSN)	ns
WE39	EIM_CSx_B Valid to EIM_LBA_B Valid	WE14 - WE6 + (ADVA - CSA)	—	3 + (ADVA - CSA)	ns
WE40	EIM_LBA_B Invalid to EIM_CSx_B Invalid (ADV_L is asserted)	WE7 - WE15 - CSN	—	3 - CSN	ns
WE40A (muxed A/D)	EIM_CSx_B Valid to EIM_LBA_B Invalid	WE14 - WE6 + (ADV_N + ADVA + 1 - CSA)	-3 + (ADV_N + ADVA + 1 - CSA)	3 + (ADV_N + ADVA + 1 - CSA)	ns
WE41	EIM_CSx_B Valid to Output Data Valid	WE16 - WE6 - WCSA	—	3 - WCSA	ns
WE41A (muxed A/D)	EIM_CSx_B Valid to Output Data Valid	WE16 - WE6 + (WADV_N + WADVA + ADH + 1 - WCSA)	—	3 + (WADV_N + WADVA + ADH + 1 - WCSA)	ns
WE42	Output Data Invalid to EIM_CSx_B Invalid	WE17 - WE7 - CSN	—	3 - CSN	ns
MAXCO	Output maximum delay from internal driving EIM_ADDRxx/control FFs to chip outputs	10	—	—	ns
MAXCSO	Output maximum delay from CSx internal driving FFs to CSx out	10	—	—	ns
MAXDI	EIM_DATAxx maximum delay from chip input data to its internal FF	5	—	—	ns
WE43	Input Data Valid to EIM_CSx_B Invalid	MAXCO - MAXCSO + MAXDI	MAXCO - MAXCSO + MAXDI	—	ns
WE44	EIM_CSx_B Invalid to Input Data invalid	0	0	—	ns
WE45	EIM_CSx_B Valid to EIM_EBx_B Valid (Write access)	WE12 - WE6 + (WBEA - WCSA)	—	3 + (WBEA - WCSA)	ns
WE46	EIM_EBx_B Invalid to EIM_CSx_B Invalid (Write access)	WE7 - WE13 + (WBEN - WCSN)	—	-3 + (WBEN - WCSN)	ns

**Table 38. EIM asynchronous timing parameters table relative chip to select (continued)**

Ref No.	Parameter	Determination by synchronous measured parameters <sup>1</sup>	Min	Max (If 132 MHz is supported by SoC)	Unit
MAXDTI	MAXIMUM delay from EIM_DTACK_B to its internal FF + 2 cycles for synchronization	10	—	—	—
WE47	EIM_DTACK_B Active to EIM_CSx_B Invalid	MAXCO - MAXCSO + MAXDTI	MAXCO - MAXCSO + MAXDTI	—	ns
WE48	EIM_CSx_B Invalid to EIM_DTACK_B Invalid	0	0	—	ns

<sup>1</sup> For more information on configuration parameters mentioned in this table, see the *i.MX 6ULZ Reference Manual* (IMX6ULZRM).

<sup>2</sup> In this table, CSA means WCSA when write operation or RCSA when read operation.

<sup>3</sup> In this table, CSN means WCSN when write operation or RCSN when read operation.

<sup>4</sup> t is axi\_clk cycle time.

<sup>5</sup> In this table, ADVN means WADVN when write operation or RADVN when read operation.

<sup>6</sup> In this table, ADVA means WADVA when write operation or RADVA when read operation.

## 4.10 Multi-Mode DDR Controller (MMDC)

The Multi-Mode DDR Controller is a dedicated interface to DDR3/DDR3L/LPDDR2 SDRAM.

### 4.10.1 MMDC compatibility with JEDEC-compliant SDRAMs

The i.MX 6ULZ MMDC supports the following memory types:

- LPDDR2 SDRAM compliant with JESD209-2B LPDDR2 JEDEC standard release June, 2009
- DDR3/DDR3L SDRAM compliant with JESD79-3D DDR3 JEDEC standard release April, 2008

### 4.10.2 MMDC supported DDR3/DDR3L/LPDDR2 configurations

Table 39 shows the supported DDR3/DDR3L/LPDDR2 configurations:

**Table 39. i.MX 6ULZ supported DDR3/DDR3L/LPDDR2 configurations**

Parameter	DDR3	DDR3L	LPDDR2
Clock frequency	400 MHz	400 MHz	400 MHz
Bus width	16-bit	16-bit	16-bit
Channel	Single	Single	Single
Chip selects	2	2	2

## 4.11 General-Purpose Media Interface (GPMI) timing

The i.MX 6ULZ GPMI controller is a flexible interface NAND Flash controller with 8-bit data width, up to 200 MB/s I/O speed and individual chip select.

It supports Asynchronous timing mode, Source Synchronous timing mode and Samsung Toggle timing mode separately described in the following subsections.

### 4.11.1 Asynchronous mode AC timing (ONFI 1.0 compatible)

Asynchronous mode AC timings are provided as multiplications of the clock cycle and fixed delay. The maximum I/O speed of GPMI in asynchronous mode is about 50 MB/s. Figure 21 through Figure 24 depicts the relative timing between GPMI signals at the module level for different operations under asynchronous mode. Table 40 describes the timing parameters (NF1–NF17) that are shown in the figures.




Figure 21. Command latch cycle timing diagram




Figure 22. Address latch cycle timing diagram




Figure 23. Write data latch cycle timing diagram




Figure 24. Read data latch cycle timing diagram (Non-EDO mode)




Figure 25. Read data latch cycle timing diagram (EDO mode)

Table 40. Asynchronous mode timing parameters<sup>1</sup>

ID	Parameter	Symbol	Timing T = GPMI clock cycle		Unit
			Min.	Max.	
NF1	NAND_CLE setup time	tCLS	$(AS + DS) \times T - 0.12$ [see <sup>2,3</sup> ]		ns
NF2	NAND_CLE hold time	tCLH	$DH \times T - 0.72$ [see <sup>2</sup> ]		ns
NF3	NAND_CE0_B setup time	tCS	$(AS + DS + 1) \times T$ [see <sup>3,2</sup> ]		ns
NF4	NAND_CE0_B hold time	tCH	$(DH+1) \times T - 1$ [see <sup>2</sup> ]		ns
NF5	NAND_WE_B pulse width	tWP	$DS \times T$ [see <sup>2</sup> ]		ns

Table 40. Asynchronous mode timing parameters<sup>1</sup> (continued)

ID	Parameter	Symbol	Timing T = GPMI clock cycle		Unit
			Min.	Max.	
NF6	NAND_ALE setup time	tALS	$(AS + DS) \times T - 0.49$ [see <sup>3,2</sup> ]		ns
NF7	NAND_ALE hold time	tALH	$(DH \times T - 0.42$ [see <sup>2</sup> ]		ns
NF8	Data setup time	tDS	$DS \times T - 0.26$ [see <sup>2</sup> ]		ns
NF9	Data hold time	tDH	$DH \times T - 1.37$ [see <sup>2</sup> ]		ns
NF10	Write cycle time	tWC	$(DS + DH) \times T$ [see <sup>2</sup> ]		ns
NF11	NAND_WE_B hold time	tWH	$DH \times T$ [see <sup>2</sup> ]		ns
NF12	Ready to NAND_RE_B low	tRR <sup>4</sup>	$(AS + 2) \times T$ [see <sup>3,2</sup> ]	—	ns
NF13	NAND_RE_B pulse width	tRP	$DS \times T$ [see <sup>2</sup> ]		ns
NF14	READ cycle time	tRC	$(DS + DH) \times T$ [see <sup>2</sup> ]		ns
NF15	NAND_RE_B high hold time	tREH	$DH \times T$ [see <sup>2</sup> ]		ns
NF16	Data setup on read	tDSR	—	$(DS \times T - 0.67)/18.38$ [see <sup>5,6</sup> ]	ns
NF17	Data hold on read	tDHR	$0.82/11.83$ [see <sup>5,6</sup> ]	—	ns

<sup>1</sup> GPMI's Async Mode output timing can be controlled by the module's internal registers HW\_GPMI\_TIMING0\_ADDRESS\_SETUP, HW\_GPMI\_TIMING0\_DATA\_SETUP, and HW\_GPMI\_TIMING0\_DATA\_HOLD. This AC timing depends on these registers settings. In the table, AS/DS/DH represents each of these settings.

<sup>2</sup> AS minimum value can be 0, while DS/DH minimum value is 1.

<sup>3</sup> T = GPMI clock period -0.075ns (half of maximum p-p jitter).

<sup>4</sup> NF12 is guaranteed by the design.

<sup>5</sup> Non-EDO mode.


<sup>6</sup> EDO mode, GPMI clock  $\approx$  100 MHz  
(AS=DS=DH=1, GPMI\_CTL1 [RDN\_DELAY] = 8, GPMI\_CTL1 [HALF\_PERIOD] = 0).

In EDO mode (Figure 24), NF16/NF17 is different from the definition in non-EDO mode (Figure 23). They are called tREA/tRHOH (RE# access time/RE# HIGH to output hold). The typical values for them are 16 ns (max for tREA)/15 ns (min for tRHOH) at 50 MB/s EDO mode. In EDO mode, GPMI will sample NAND\_DATAxx at rising edge of delayed NAND\_RE\_B provided by an internal DPLL. The delay value can be controlled by GPMI\_CTRL1.RDN\_DELAY (see the GPMI chapter of the *i.MX 6ULZ Reference Manual*). The typical value of this control register is 0x8 at 50 MT/s EDO mode. But if the board delay is big enough and cannot be ignored, the delay value should be made larger to compensate the board delay.

#### 4.11.2 Source Synchronous mode AC timing (ONFI 2.x compatible)

Figure 26 to Figure 28 show the write and read timing of Source Synchronous mode.

## Electrical characteristics



**Figure 26. Source Synchronous mode command and address timing diagram**






Figure 27. Source Synchronous mode data write timing diagram




Figure 28. Source Synchronous mode data read timing diagram




Figure 29. NAND\_DQS/NAND\_DQ read valid window

Table 41. Source Synchronous mode timing parameters<sup>1</sup>

ID	Parameter	Symbol	Timing T = GPMI clock cycle		Unit
			Min.	Max.	
NF18	NAND_CE0_B access time	tCE	CE_DELAY × T - 0.79 [see <sup>2</sup> ]		ns
NF19	NAND_CE0_B hold time	tCH	0.5 × tCK - 0.63 [see <sup>2</sup> ]		ns
NF20	Command/address NAND_DATAxx setup time	tCAS	0.5 × tCK - 0.05		ns
NF21	Command/address NAND_DATAxx hold time	tCAH	0.5 × tCK - 1.23		ns
NF22	Clock period	tCK	—		ns
NF23	Preamble delay	tPRE	PRE_DELAY × T - 0.29 [see <sup>2</sup> ]		ns
NF24	Postamble delay	tPOST	POST_DELAY × T - 0.78 [see <sup>2</sup> ]		ns
NF25	NAND_CLE and NAND_ALE setup time	tCALS	0.5 × tCK - 0.86		ns
NF26	NAND_CLE and NAND_ALE hold time	tCALH	0.5 × tCK - 0.37		ns
NF27	NAND_CLK to first NAND_DQS latching transition	tDQSS	T - 0.41 [see <sup>2</sup> ]		ns
NF28	Data write setup	—	0.25 × tCK - 0.35		—
NF29	Data write hold	—	0.25 × tCK - 0.85		—
NF30	NAND_DQS/NAND_DQ read setup skew	—	—	2.06	—
NF31	NAND_DQS/NAND_DQ read hold skew	—	—	1.95	—

<sup>1</sup> GPMI's source synchronous mode output timing can be controlled by the module's internal registers GPMI\_TIMING2\_CE\_DELAY, GPMI\_TIMING2\_PREAMBLE\_DELAY, GPMI\_TIMING2\_POST\_DELAY. This timing depends on these registers settings. In the table, CE\_DELAY/PRE\_DELAY/POST\_DELAY represents each of these settings.

<sup>2</sup> T = tCK(GPMI clock period) - 0.075ns (half of maximum p-p jitter).

For DDR Source sync mode, Figure 29 shows the timing diagram of NAND\_DQS/NAND\_DATAxx read valid window. The typical value of tDQSS is 0.85ns (max) and 1ns (max) for tQHS at 200MB/s. GPMI will sample NAND\_DATA[7:0] at both rising and falling edge of a delayed NAND\_DQS signal, which can be provided by an internal DPLL. The delay value can be controlled by GPMI register GPMI\_READ\_DDR\_DLL\_CTRL.SLV\_DLY\_TARGET (see the GPMI chapter of the *i.MX 6ULZ Reference Manual*). Generally, the typical delay value of this register is equal to 0x7 which means 1/4

clock cycle delay expected. But if the board delay is big enough and cannot be ignored, the delay value should be made larger to compensate the board delay.

### 4.11.3 Samsung Toggle mode AC timing

#### 4.11.3.1 Command and address timing

##### NOTE

Samsung Toggle Mode command and address timing is the same as ONFI 1.0 compatible Async mode AC timing. See [Section 4.11.1, Asynchronous mode AC timing \(ONFI 1.0 compatible\),](#) for details.

#### 4.11.3.2 Read and Write timing




Figure 30. Samsung Toggle mode Data Write timing

## Electrical characteristics




Figure 31. Samsung Toggle mode Data Read timing

Table 42. Samsung Toggle mode timing parameters<sup>1</sup>

ID	Parameter	Symbol	Timing T = GPMI clock cycle		Unit
			Min.	Max.	
NF1	NAND_CLE setup time	tCLS	$(AS + DS) \times T - 0.12$ [see 2,3]		—
NF2	NAND_CLE hold time	tCLH	$DH \times T - 0.72$ [see 2]		—
NF3	NAND_CE0_B setup time	tCS	$(AS + DS) \times T - 0.58$ [see 3,2]		—
NF4	NAND_CE0_B hold time	tCH	$DH \times T - 1$ [see 2]		—
NF5	NAND_WE_B pulse width	tWP	$DS \times T$ [see 2]		—
NF6	NAND_ALE setup time	tALS	$(AS + DS) \times T - 0.49$ [see 3,2]		—
NF7	NAND_ALE hold time	tALH	$DH \times T - 0.42$ [see 2]		—
NF8	Command/address NAND_DATAxx setup time	tCAS	$DS \times T - 0.26$ [see 2]		—
NF9	Command/address NAND_DATAxx hold time	tCAH	$DH \times T - 1.37$ [see 2]		—
NF18	NAND_CEx_B access time	tCE	$CE\_DELAY \times T$ [see 4,2]	—	ns
NF22	clock period	tCK	—	—	ns

Table 42. Samsung Toggle mode timing parameters<sup>1</sup> (continued)

ID	Parameter	Symbol	Timing T = GPMI clock cycle		Unit
			Min.	Max.	
NF23	preamble delay	tPRE	PRE_DELAY × T [see <sup>5,2</sup> ]	—	ns
NF24	postamble delay	tPOST	POST_DELAY × T +0.43 [see <sup>2</sup> ]	—	ns
NF28	Data write setup	tDS <sup>6</sup>	0.25 × tCK - 0.32	—	ns
NF29	Data write hold	tDH <sup>6</sup>	0.25 × tCK - 0.79	—	ns
NF30	NAND_DQS/NAND_DQ read setup skew	tDQSQ <sub>7</sub>	—	3.18	—
NF31	NAND_DQS/NAND_DQ read hold skew	tQHS <sup>7</sup>	—	3.27	—

<sup>1</sup> The GPMI toggle mode output timing can be controlled by the module's internal registers HW\_GPMI\_TIMING0\_ADDRESS\_SETUP, HW\_GPMI\_TIMING0\_DATA\_SETUP, and HW\_GPMI\_TIMING0\_DATA\_HOLD. This AC timing depends on these registers settings. In the table, AS/DS/DH represents each of these settings.

<sup>2</sup> AS minimum value can be 0, while DS/DH minimum value is 1.

<sup>3</sup> T = tCK (GPMI clock period) -0.075ns (half of maximum p-p jitter).

<sup>4</sup> CE\_DELAY represents HW\_GPMI\_TIMING2[CE\_DELAY]. NF18 is guaranteed by the design. Read/Write operation is started with enough time of ALE/CLE assertion to low level.

<sup>5</sup> PRE\_DELAY+1) ≥ (AS+DS)

<sup>6</sup> Shown in Figure 30.

<sup>7</sup> Shown in Figure 31.

For DDR Toggle mode, Figure 29 shows the timing diagram of NAND\_DQS/NAND\_DATA<sub>xx</sub> read valid window. The typical value of tDQSQ is 1.4 ns (max) and 1.4 ns (max) for tQHS at 133 MB/s. GPMI will sample NAND\_DATA[7:0] at both rising and falling edge of an delayed NAND\_DQS signal, which is provided by an internal DPLL. The delay value of this register can be controlled by GPMI register GPMI\_READ\_DDR\_DLL\_CTRL.SLV\_DLY\_TARGET (see the GPMI chapter of the *i.MX 6ULZ Reference Manual*). Generally, the typical delay value is equal to 0x7 which means 1/4 clock cycle delay expected. But if the board delay is big enough and cannot be ignored, the delay value should be made larger to compensate the board delay.

## 4.12 External peripheral interface parameters

The following subsections provide information on external peripheral interfaces.

### 4.12.1 ECSPi timing parameters

This section describes the timing parameters of the ECSPi blocks. The ECSPi have separate timing parameters for master and slave modes.

### 4.12.1.1 ECSPi Master Mode timing

Figure 32 depicts the timing of ECSPi in master mode. Table 43 lists the ECSPi master mode timing characteristics.




Figure 32. ECSPi Master Mode timing diagram

Table 43. ECSPi Master Mode timing parameters

ID	Parameter	Symbol	Min	Max	Unit
CS1	ECSPi_SCLK Cycle Time–Read ECSPi_SCLK Cycle Time–Write	$t_{clk}$	43 15	—	ns
CS2	ECSPi_SCLK High or Low Time–Read ECSPi_SCLK High or Low Time–Write	$t_{sw}$	21.5 7	—	ns
CS3	ECSPi_SCLK Rise or Fall <sup>1</sup>	$t_{RISE/FALL}$	—	—	ns
CS4	ECSPi_SS_B pulse width	$t_{CSLH}$	Half ECSPi_SCLK period	—	ns
CS5	ECSPi_SS_B Lead Time (CS setup time)	$t_{SCS}$	Half ECSPi_SCLK period - 4	—	ns
CS6	ECSPi_SS_B Lag Time (CS hold time)	$t_{HCS}$	Half ECSPi_SCLK period - 2	—	ns
CS7	ECSPi_MOSI Propagation Delay ( $C_{LOAD} = 20$ pF)	$t_{PDmosi}$	-1	1	ns
CS8	ECSPi_MISO Setup Time	$t_{Smiso}$	14	—	ns
CS9	ECSPi_MISO Hold Time	$t_{Hmiso}$	0	—	ns
CS10	RDY to ECSPi_SS_B Time <sup>2</sup>	$t_{SDRY}$	5	—	ns

<sup>1</sup> See specific I/O AC parameters Section 4.7, I/O AC parameters.

<sup>2</sup> SPI\_RDY is sampled internally by ipg\_clk and is asynchronous to all other CSPI signals.

### 4.12.1.2 ECSPi Slave Mode timing

Figure 33 depicts the timing of ECSPi in slave mode. Table 44 lists the ECSPi slave mode timing characteristics.




Figure 33. ECSPiX Slave Mode timing diagram

Table 44. ECSPiX Slave Mode timing parameters

ID	Parameter	Symbol	Min	Max	Unit
CS1	ECSPiX_SCLK Cycle Time–Read ECSPiX_SCLK Cycle Time–Write	$t_{clk}$	15 43	—	ns
CS2	ECSPiX_SCLK High or Low Time–Read ECSPiX_SCLK High or Low Time–Write	$t_{sw}$	7 21.5	—	ns
CS4	ECSPiX_SS_B pulse width	$t_{CSLH}$	Half ECSPiX_SCLK period	—	ns
CS5	ECSPiX_SS_B Lead Time (CS setup time)	$t_{SCS}$	5	—	ns
CS6	ECSPiX_SS_B Lag Time (CS hold time)	$t_{HCS}$	5	—	ns
CS7	ECSPiX_MOSI Setup Time	$t_{Smosi}$	4	—	ns
CS8	ECSPiX_MOSI Hold Time	$t_{Hmosi}$	4	—	ns
CS9	ECSPiX_MISO Propagation Delay ( $C_{LOAD} = 20$ pF)	$t_{PDmiso}$	4	19	ns

#### 4.12.2 Enhanced Serial Audio Interface (ESAI) timing parameters

The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. Table 45 shows the interface timing values. The number field in the table refers to timing signals found in Figure 34 and Figure 35.

Table 45. Enhanced Serial Audio Interface (ESAI) timing

No.	Characteristics <sup>1,2</sup>	Symbol	Expression <sup>2</sup>	Min	Max	Condition <sup>3</sup>	Unit
62	Clock cycle <sup>4</sup>	$t_{SSICC}$	$4 \times T_C$ $4 \times T_C$	30.0 30.0	— —	i ck i ck	ns
63	Clock high period: • For internal clock • For external clock	— —	$2 \times T_C - 9.0$ $2 \times T_C$	6 15	— —	— —	ns

Electrical characteristics

Table 45. Enhanced Serial Audio Interface (ESAI) timing (continued)

No.	Characteristics <sup>1,2</sup>	Symbol	Expression <sup>2</sup>	Min	Max	Condition <sup>3</sup>	Unit
64	Clock low period: • For internal clock • For external clock	—	$2 \times T_C - 9.0$	6	—	—	ns
		—	$2 \times T_C$	15	—	—	
65	ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) high	—	—	—	17.0	x ck	ns
		—	—	—	7.0	i ck a	
66	ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) low	—	—	—	17.0	x ck	ns
		—	—	—	7.0	i ck a	
67	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) high <sup>5</sup>	—	—	—	19.0	x ck	ns
		—	—	—	9.0	i ck a	
68	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) low <sup>5</sup>	—	—	—	19.0	x ck	ns
		—	—	—	9.0	i ck a	
69	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wl) high	—	—	—	16.0	x ck	ns
		—	—	—	6.0	i ck a	
70	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wl) low	—	—	—	17.0	x ck	ns
		—	—	—	7.0	i ck a	
71	Data in setup time before ESAI_RX_CLK (SCK in synchronous mode) falling edge	—	—	12.0	—	x ck	ns
		—	—	19.0	—	i ck	
72	Data in hold time after ESAI_RX_CLK falling edge	—	—	3.5	—	x ck	ns
		—	—	9.0	—	i ck	
73	ESAI_RX_FS input (bl, wr) high before ESAI_RX_CLK falling edge <sup>5</sup>	—	—	2.0	—	x ck	ns
		—	—	12.0	—	i ck a	
74	ESAI_RX_FS input (wl) high before ESAI_RX_CLK falling edge	—	—	2.0	—	x ck	ns
		—	—	12.0	—	i ck a	
75	ESAI_RX_FS input hold time after ESAI_RX_CLK falling edge	—	—	2.5	—	x ck	ns
		—	—	8.5	—	i ck a	
76	Flags input setup before ESAI_RX_CLK falling edge	—	—	0.0	—	x ck	ns
		—	—	19.0	—	i ck s	
77	Flags input hold time after ESAI_RX_CLK falling edge	—	—	6.0	—	x ck	ns
		—	—	0.0	—	i ck s	
78	ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) high	—	—	—	18.0	x ck	ns
		—	—	—	8.0	i ck	
79	ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) low	—	—	—	20.0	x ck	ns
		—	—	—	10.0	i ck	
80	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) high <sup>5</sup>	—	—	—	20.0	x ck	ns
		—	—	—	10.0	i ck	
81	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) low <sup>5</sup>	—	—	—	22.0	x ck	ns
		—	—	—	12.0	i ck	
82	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) high	—	—	—	19.0	x ck	ns
		—	—	—	9.0	i ck	
83	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) low	—	—	—	20.0	x ck	ns
		—	—	—	10.0	i ck	



Table 45. Enhanced Serial Audio Interface (ESAI) timing (continued)

No.	Characteristics <sup>1,2</sup>	Symbol	Expression <sup>2</sup>	Min	Max	Condition <sup>3</sup>	Unit
84	ESAI_TX_CLK rising edge to data out enable from high impedance	— —	— —	— —	22.0 17.0	x ck i ck	ns
85	ESAI_TX_CLK rising edge to transmitter #0 drive enable assertion	— —	— —	— —	17.0 11.0	x ck i ck	ns
86	ESAI_TX_CLK rising edge to data out valid	— —	— —	— —	18.0 13.0	x ck i ck	ns
87	ESAI_TX_CLK rising edge to data out high impedance <sup>67</sup>	— —	— —	— —	21.0 16.0	x ck i ck	ns
88	ESAI_TX_CLK rising edge to transmitter #0 drive enable deassertion <sup>7</sup>	— —	— —	— —	14.0 9.0	x ck i ck	ns
89	ESAI_TX_FS input (bl, wr) setup time before ESAI_TX_CLK falling edge <sup>5</sup>	— —	— —	2.0 18.0	— —	x ck i ck	ns
90	ESAI_TX_FS input (wl) setup time before ESAI_TX_CLK falling edge	— —	— —	2.0 18.0	— —	x ck i ck	ns
91	ESAI_TX_FS input hold time after ESAI_TX_CLK falling edge	— —	— —	4.0 5.0	— —	x ck i ck	ns
92	ESAI_TX_FS input (wl) to data out enable from high impedance	— —	— —	— —	21.0	—	ns
93	ESAI_TX_FS input (wl) to transmitter #0 drive enable assertion	— —	— —	— —	14.0	—	ns
94	Flag output valid after ESAI_TX_CLK rising edge	— —	— —	— —	14.0 9.0	x ck i ck	ns
95	ESAI_RX_HF_CLK/ESAI_TX_HF_CLK clock cycle	—	$2 \times T_C$	15	—	—	ns
96	ESAI_TX_HF_CLK input rising edge to ESAI_TX_CLK output	— —	— —	— —	18.0	—	ns
97	ESAI_RX_HF_CLK input rising edge to ESAI_RX_CLK output	— —	— —	— —	18.0	—	ns

<sup>1</sup> i ck = internal clock  
x ck = external clock  
i ck a = internal clock, asynchronous mode  
(asynchronous implies that ESAI\_TX\_CLK and ESAI\_RX\_CLK are two different clocks)  
i ck s = internal clock, synchronous mode  
(synchronous implies that ESAI\_TX\_CLK and ESAI\_RX\_CLK are the same clock)

<sup>2</sup> bl = bit length  
wl = word length  
wr = word length relative

<sup>3</sup> ESAI\_TX\_CLK(SCKT pin) = transmit clock  
ESAI\_RX\_CLK(SCKR pin) = receive clock  
ESAI\_TX\_FS(FST pin) = transmit frame sync  
ESAI\_RX\_FS(FSR pin) = receive frame sync  
ESAI\_TX\_HF\_CLK(HCKT pin) = transmit high frequency clock  
ESAI\_RX\_HF\_CLK(HCKR pin) = receive high frequency clock

<sup>4</sup> For the internal clock, the external clock cycle is defined by l<sub>cy</sub> and the ESAI control register.

## Electrical characteristics

- <sup>5</sup> The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but it spreads from one serial clock before the first bit clock (like the bit length frame sync signal), until the second-to-last bit clock of the first word in the frame.
- <sup>6</sup> Periodically sampled and not 100% tested.




Figure 34. ESAI transmitter timing




Figure 35. ESAI receiver timing




Figure 36. ESAI ESAI\_TX\_HF\_CLK timing

### 4.12.3 Ultra High Speed SD/SDIO/MMC Host Interface (uSDHC) AC timing

This section describes the electrical information of the uSDHC, which includes SD/eMMC4.3 (Single Data Rate) timing, eMMC4.4/4.41 (Dual Data Rate) timing and SDR104/50(SD3.0) timing.

#### 4.12.3.1 SD/eMMC4.3 (Single Data Rate) AC timing

Figure 37 depicts the timing of SD/eMMC4.3, and Table 46 lists the SD/eMMC4.3 timing characteristics.




Figure 37. SD/eMMC4.3 timing

Table 46. SD/eMMC4.3 interface timing specification

ID	Parameter	Symbols	Min	Max	Unit
<b>Card input clock</b>					
SD1	Clock Frequency (Low Speed)	$f_{PP}^1$	0	400	kHz
	Clock Frequency (SD/SDIO Full Speed/High Speed)	$f_{PP}^2$	0	25/50	MHz
	Clock Frequency (MMC Full Speed/High Speed)	$f_{PP}^3$	0	20/52	MHz
	Clock Frequency (Identification Mode)	$f_{OD}$	100	400	kHz
SD2	Clock Low Time	$t_{WL}$	7	—	ns
SD3	Clock High Time	$t_{WH}$	7	—	ns
SD4	Clock Rise Time	$t_{TLH}$	—	3	ns
SD5	Clock Fall Time	$t_{THL}$	—	3	ns
<b>uSDHC output/Card inputs SD_CMD, SDx_DATAx (reference to CLK)</b>					
SD6	uSDHC Output Delay	$t_{OD}$	-6.6	3.6	ns

Table 46. SD/eMMC4.3 interface timing specification (continued)

ID	Parameter	Symbols	Min	Max	Unit
<b>uSDHC input/Card outputs SD_CMD, SDx_DATAx (reference to CLK)</b>					
SD7	uSDHC Input Setup Time	$t_{ISU}$	2.5	—	ns
SD8	uSDHC Input Hold Time <sup>4</sup>	$t_{IH}$	1.5	—	ns

<sup>1</sup> In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

<sup>2</sup> In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode, clock frequency can be any value between 0–50 MHz.

<sup>3</sup> In normal (full) speed mode for MMC card, clock frequency can be any value between 0–20 MHz. In high-speed mode, clock frequency can be any value between 0–52 MHz.

<sup>4</sup> To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

### 4.12.3.2 eMMC4.4/4.41 (Dual Data Rate) AC timing

Figure 38 depicts the timing of eMMC4.4/4.41. Table 47 lists the eMMC4.4/4.41 timing characteristics. Be aware that only DATA is sampled on both edges of the clock (not applicable to CMD).




Figure 38. eMMC4.4/4.41 timing

Table 47. eMMC4.4/4.41 interface timing specification

ID	Parameter	Symbols	Min	Max	Unit
<b>Card input clock</b>					
SD1	Clock Frequency (eMMC4.4/4.41 DDR)	$f_{PP}$	0	52	MHz
SD1	Clock Frequency (SD3.0 DDR)	$f_{PP}$	0	50	MHz
<b>uSDHC output / Card inputs SD_CMD, SDx_DATAx (reference to CLK)</b>					
SD2	uSDHC Output Delay	$t_{OD}$	2.5	7.1	ns
<b>uSDHC input / Card outputs SD_CMD, SDx_DATAx (reference to CLK)</b>					
SD3	uSDHC Input Setup Time	$t_{ISU}$	1.7	—	ns
SD4	uSDHC Input Hold Time	$t_{IH}$	1.5	—	ns

### 4.12.3.3 SDR50/SDR104 AC timing

Figure 39 depicts the timing of SDR50/SDR104, and Table 48 lists the SDR50/SDR104 timing characteristics.




Figure 39. SDR50/SDR104 timing

Table 48. SDR50/SDR104 interface timing specification

ID	Parameter	Symbols	Min	Max	Unit
<b>Card input clock</b>					
SD1	Clock Frequency Period	$t_{CLK}$	5.0	—	ns
SD2	Clock Low Time	$t_{CL}$	$0.46 \times t_{CLK}$	$0.54 \times t_{CLK}$	ns
SD3	Clock High Time	$t_{CH}$	$0.46 \times t_{CLK}$	$0.54 \times t_{CLK}$	ns
<b>uSDHC output/Card inputs SD_CMD, SDx_DATAx in SDR50 (reference to CLK)</b>					
SD4	uSDHC Output Delay	$t_{OD}$	-3	1	ns
<b>uSDHC output/Card inputs SD_CMD, SDx_DATAx in SDR104 (reference to CLK)</b>					
SD5	uSDHC Output Delay	$t_{OD}$	-1.6	0.74	ns
<b>uSDHC input/Card outputs SD_CMD, SDx_DATAx in SDR50 (reference to CLK)</b>					
SD6	uSDHC Input Setup Time	$t_{ISU}$	2.5	—	ns
SD7	uSDHC Input Hold Time	$t_{IH}$	1.5	—	ns
<b>uSDHC input/Card outputs SD_CMD, SDx_DATAx in SDR104 (reference to CLK)<sup>1</sup></b>					
SD8	Card Output Data Window	$t_{ODW}$	$0.5 \times t_{CLK}$	—	ns

<sup>1</sup>Data window in SDR104 mode is variable.

### 4.12.3.4 HS200 mode timing

Figure 40 depicts the timing of HS200 mode, and Table 49 lists the HS200 timing characteristics.




Figure 40. HS200 mode timing

Table 49. HS200 interface timing specification

ID	Parameter	Symbols	Min	Max	Unit
<b>Card input clock</b>					
SD1	Clock Frequency Period	$t_{CLK}$	5.0	—	ns
SD2	Clock Low Time	$t_{CL}$	$0.46 \times t_{CLK}$	$0.54 \times t_{CLK}$	ns
SD3	Clock High Time	$t_{CH}$	$0.46 \times t_{CLK}$	$0.54 \times t_{CLK}$	ns
<b>uSDHC output/Card inputs SD_CMD, SDx_DATAx in HS200 (reference to CLK)</b>					
SD5	uSDHC Output Delay	$t_{OD}$	-1.6	0.74	ns
<b>uSDHC input/Card outputs SD_CMD, SDx_DATAx in HS200 (reference to CLK)<sup>1</sup></b>					
SD8	Card Output Data Window	$t_{ODW}$	$0.5 \times t_{CLK}$	—	ns

<sup>1</sup>HS200 is for 8 bits while SDR104 is for 4 bits.

### 4.12.3.5 Bus operation condition for 3.3 V and 1.8 V signaling

Signaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is 3.3 V. Signaling level of SDR104/SDR50 mode is 1.8 V. The DC parameters for the NVCC\_SD1 supply are identical to those shown in Table 22, "Single voltage GPIO DC parameters," on page 32.

## 4.12.4 I<sup>2</sup>C bus characteristics

The Inter-Integrated Circuit (I2C) provides functionality of a standard I2C master and slave. The I2C is designed to be compatible with the I2C Bus Specification, version 2.1, by Philips Semiconductor (now NXP Semiconductors).

### 4.12.5 Pulse Width Modulator (PWM) timing parameters

This section describes the electrical information of the PWM. The PWM can be programmed to select one of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.

Figure 41 depicts the timing of the PWM, and Table 50 lists the PWM timing parameters.




Figure 41. PWM timing

Table 50. PWM output timing parameters

ID	Parameter	Min	Max	Unit
	PWM Module Clock Frequency	0	66	MHz
P1	PWM output pulse width high	15	—	ns
P2	PWM output pulse width low	15	—	ns

### 4.12.6 QUAD SPI (QSPI) timing parameters

Measurement conditions are with 35 pF load on SCK and SIO pins and input slew rate of 1 V/ns.

#### 4.12.6.1 SDR mode





Figure 42. QuadSPI input/read timing (SDR mode with internal sampling)



**Table 51. QuadSPI input timing (SDR mode with internal sampling)**

Symbol	Parameter	Value		Unit
		Min	Max	
$T_{IS}$	Setup time for incoming data	8.67	—	ns
$T_{IH}$	Hold time requirement for incoming data	0	—	ns




**Figure 43. QuadSPI input/read timing (SDR mode with loopback DQS sampling)**

**Table 52. QuadSPI input/read timing (SDR mode with loopback DQS sampling)**

Symbol	Parameter	Value		Unit
		Min	Max	
$T_{IS}$	Setup time for incoming data	2	—	ns
$T_{IH}$	Hold time requirement for incoming data	1	—	ns

**NOTE**

- For internal sampling, the timing values assumes using sample point 0, that is  $QuadSPIx\_SMPR[SDRSMP] = 0$ .
- For loopback DQS sampling, the data strobe is output to the DQS pad together with the serial clock. The data strobe is looped back from DQS pad and used to sample input data.



**Figure 44. QuadSPI output/write timing (SDR mode)**


**Table 53. QuadSPI output/write timing (SDR mode)**

Symbol	Parameter	Value		Unit
		Min	Max	
T <sub>DVO</sub>	Output data valid time	—	2	ns
T <sub>DHO</sub>	Output data hold time	-0.5	—	ns
T <sub>CK</sub>	SCK clock period	10	—	ns
T <sub>CSS</sub>	Chip select output setup time	3	—	SCK cycle(s)
T <sub>CSH</sub>	Chip select output hold time	3	—	SCK cycle(s)

**NOTE**

T<sub>CSS</sub> and T<sub>CSH</sub> are configured by the QuadSPIx\_FLSHCR register, the default value of 3 are shown on the timing. Please refer to the *i.MX 6ULZ Reference Manual (IMX6ULZRM)* for more details.

**4.12.6.2 DDR mode**



**Figure 45. QuadSPI input/read timing (DDR mode with internal sampling)**

**Table 54. QuadSPI input/read timing (DDR mode with internal sampling)**

Symbol	Parameter	Value		Unit
		Min	Max	
T <sub>IS</sub>	Setup time for incoming data	8.67	—	ns
T <sub>IH</sub>	Hold time requirement for incoming data	0	—	ns




Figure 46. QuadSPI input/read timing (DDR mode with loopback DQS sampling)

Table 55. QuadSPI input/read timing (DDR mode with loopback DQS sampling)

Symbol	Parameter	Value		Unit
		Min	Max	
$T_{IS}$	Setup time for incoming data	2	—	ns
$T_{IH}$	Hold time requirement for incoming data	1	—	ns

**NOTE**

- For internal sampling, the timing values assumes using sample point 0, that is QuadSPIx\_SMPR[SDRSMP] = 0.
- For loopback DQS sampling, the data strobe is output to the DQS pad together with the serial clock. The data strobe is looped back from DQS pad and used to sample input data.




Figure 47. QuadSPI output/write timing (DDR mode)

Table 56. QuadSPI output/write timing (DDR mode)

Symbol	Parameter	Value		Unit
		Min	Max	
$T_{DVO}$	Output data valid time	—	$(0.25 \times T_{SCLK}) + 2$	ns
$T_{DHO}$	Output data hold time	$(0.25 \times T_{SCLK}) - 0.5$	—	ns
$T_{CK}$	SCK clock period	20	—	ns

Table 56. QuadSPI output/write timing (DDR mode)

Symbol	Parameter	Value		Unit
		Min	Max	
T <sub>CSS</sub>	Chip select output setup time	3	—	SCK cycle(s)
T <sub>CSH</sub>	Chip select output hold time	3	—	SCK cycle(s)

**NOTE**

T<sub>CSS</sub> and T<sub>CSH</sub> are configured by the QuadSPIx\_FLSHCR register, the default value of 3 are shown on the timing. Please refer to the *i.MX 6ULZ Reference Manual (IMX6ULZRM)* for more details.

**4.12.7 SAI/I2S switching specifications**

This section provides the AC timings for the SAI in master (clocks driven) and slave (clocks input) modes. All timings are given for non-inverted serial clock polarity (SAI\_TCR[TSCPK] = 0, SAI\_RCR[RSCKP] = 0) and non-inverted frame sync (SAI\_TCR[TFSI] = 0, SAI\_RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (SAI\_BCLK) and/or the frame sync (SAI\_FS) shown in the figures below.

Table 57. Master mode SAI timing

Num	Characteristic	Min	Max	Unit
S1	SAI_MCLK cycle time	2 x t <sub>sys</sub>	—	ns
S2	SAI_MCLK pulse width high/low	40%	60%	MCLK period
S3	SAI_BCLK cycle time	4 x t <sub>sys</sub>	—	ns
S4	SAI_BCLK pulse width high/low	40%	60%	BCLK period
S5	SAI_BCLK to SAI_FS output valid	—	15	ns
S6	SAI_BCLK to SAI_FS output invalid	0	—	ns
S7	SAI_BCLK to SAI_TXD valid	—	15	ns
S8	SAI_BCLK to SAI_TXD invalid	0	—	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	15	—	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	—	ns





Figure 48. SAI timing—Master mode

Table 58. Master mode SAI timing

Num	Characteristic	Min	Max	Unit
S11	SAI_BCLK cycle time (input)	$4 \times t_{sys}$	—	ns
S12	SAI_BCLK pulse width high/low (input)	40%	60%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	10	—	ns
S14	SAI_FA input hold after SAI_BCLK	2	—	ns
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	—	20	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	—	ns
S17	SAI_RXD setup before SAI_BCLK	10	—	ns
S18	SAI_RXD hold after SAI_BCLK	2	—	ns


**Electrical characteristics**



**Figure 49. SAI timing—Slave modes**

**4.12.8 SCAN JTAG Controller (SJC) timing parameters**

Figure 50 depicts the SJC test clock input timing. Figure 51 depicts the SJC boundary scan timing. Figure 52 depicts the SJC test access port. Signal parameters are listed in Table 59.



**Figure 50. Test clock input timing diagram**




Figure 51. Boundary Scan (JTAG) timing diagram

## Electrical characteristics




Figure 52. Test access port timing diagram




Figure 53. JTAG\_TRST\_B timing diagram

Table 59. JTAG timing

ID	Parameter <sup>1,2</sup>	All frequencies		Unit
		Min	Max	
SJ0	JTAG_TCK frequency of operation $1/(3 \cdot T_{DC})^1$	0.001	22	MHz
SJ1	JTAG_TCK cycle time in crystal mode	45	—	ns
SJ2	JTAG_TCK clock pulse width measured at $V_M^2$	22.5	—	ns
SJ3	JTAG_TCK rise and fall times	—	3	ns
SJ4	Boundary scan input data set-up time	5	—	ns
SJ5	Boundary scan input data hold time	24	—	ns
SJ6	JTAG_TCK low to output data valid	—	40	ns
SJ7	JTAG_TCK low to output high impedance	—	40	ns



Table 59. JTAG timing (continued)

ID	Parameter <sup>1,2</sup>	All frequencies		Unit
		Min	Max	
SJ8	JTAG_TMS, JTAG_TDI data set-up time	5	—	ns
SJ9	JTAG_TMS, JTAG_TDI data hold time	25	—	ns
SJ10	JTAG_TCK low to JTAG_TDO data valid	—	44	ns
SJ11	JTAG_TCK low to JTAG_TDO high impedance	—	44	ns
SJ12	JTAG_TRST_B assert time	100	—	ns
SJ13	JTAG_TRST_B set-up time to JTAG_TCK low	40	—	ns

<sup>1</sup> T<sub>DC</sub> = target frequency of SJC

<sup>2</sup> V<sub>M</sub> = mid-point voltage

### 4.12.9 SPDIF timing parameters

The Sony/Philips Digital Interface Format (SPDIF) data is sent using the bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.

Table 60, Figure 54, and Figure 55 show SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF\_SR\_CLK) for SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF\_ST\_CLK) for SPDIF in Tx mode.

Table 60. SPDIF timing parameters

Characteristics	Symbol	Timing parameter range		Unit
		Min	Max	
SPDIF_IN Skew: asynchronous inputs, no specs apply	—	—	0.7	ns
SPDIF_OUT output (Load = 50pf)				
• Skew	—	—	1.5	ns
• Transition rising	—	—	24.2	
• Transition falling	—	—	31.3	
SPDIF_OUT1 output (Load = 30pf)				
• Skew	—	—	1.5	ns
• Transition rising	—	—	13.6	
• Transition falling	—	—	18.0	
Modulating Rx clock (SPDIF_SR_CLK) period	srckp	40.0	—	ns
SPDIF_SR_CLK high period	srckph	16.0	—	ns
SPDIF_SR_CLK low period	srckpl	16.0	—	ns
Modulating Tx clock (SPDIF_ST_CLK) period	stclkp	40.0	—	ns
SPDIF_ST_CLK high period	stclkph	16.0	—	ns
SPDIF_ST_CLK low period	stclkpl	16.0	—	ns




Figure 54. SPDIF\_SR\_CLK timing diagram




Figure 55. SPDIF\_ST\_CLK timing diagram

## 4.12.10 UART I/O configuration and timing parameters

### 4.12.10.1 UART RS-232 Serial mode timing

The following sections describe the electrical information of the UART module in the RS-232 mode.

#### 4.12.10.1.1 UART transmitter

Figure 56 depicts the transmit timing of UART in the RS-232 serial mode, with 8 data bit/1 stop bit format. Table 61 lists the UART RS-232 serial mode transmits timing characteristics.




Figure 56. UART RS-232 Serial mode transmit timing diagram

Table 61. RS-232 Serial mode transmit timing parameters

ID	Parameter	Symbol	Min	Max	Unit
UA1	Transmit Bit Time	$t_{Tbit}$	$1/F_{baud\_rate}^1 - T_{ref\_clk}^2$	$1/F_{baud\_rate} + T_{ref\_clk}$	—

<sup>1</sup>  $F_{baud\_rate}$ : Baud rate frequency. The maximum baud rate the UART can support is (*ipg\_perclk* frequency)/16.

<sup>2</sup>  $T_{ref\_clk}$ : The period of UART reference clock *ref\_clk* (*ipg\_perclk* after RFDIV divider).

#### 4.12.10.1.2 UART receiver

Figure 57 depicts the RS-232 serial mode receives timing with 8 data bit/1 stop bit format. Table 62 lists serial mode receive timing characteristics.




Figure 57. UART RS-232 Serial mode receive timing diagram

Table 62. RS-232 Serial mode receive timing parameters

ID	Parameter	Symbol	Min	Max	Unit
UA2	Receive Bit Time <sup>1</sup>	$t_{Rbit}$	$1/F_{baud\_rate}^2 - 1/(16 \times F_{baud\_rate})$	$1/F_{baud\_rate} + 1/(16 \times F_{baud\_rate})$	—

<sup>1</sup> The UART receiver can tolerate  $1/(16 \times F_{baud\_rate})$  tolerance in each bit. But accumulation tolerance in one frame must not exceed  $3/(16 \times F_{baud\_rate})$ .

<sup>2</sup>  $F_{baud\_rate}$ : Baud rate frequency. The maximum baud rate the UART can support is  $(ipg\_perclk \text{ frequency})/16$ .

#### 4.12.10.1.3 UART IrDA mode timing

The following subsections give the UART transmit and receive timings in IrDA mode.

##### UART IrDA mode transmitter

Figure 58 depicts the UART IrDA mode transmit timing, with 8 data bit/1 stop bit format. Table 63 lists the transmit timing characteristics.




Figure 58. UART IrDA mode transmit timing diagram

Table 63. IrDA mode transmit timing parameters

ID	Parameter	Symbol	Min	Max	Unit
UA3	Transmit Bit Time in IrDA mode	$t_{TIRbit}$	$1/F_{baud\_rate}^1 - T_{ref\_clk}^2$	$1/F_{baud\_rate} + T_{ref\_clk}$	—
UA4	Transmit IR Pulse Duration	$t_{TIRpulse}$	$(3/16) \times (1/F_{baud\_rate}) - T_{ref\_clk}$	$(3/16) \times (1/F_{baud\_rate}) + T_{ref\_clk}$	—

## Electrical characteristics

<sup>1</sup>  $F_{\text{baud\_rate}}$ : Baud rate frequency. The maximum baud rate the UART can support is  $(\text{ipg\_perclk frequency})/16$ .

<sup>2</sup>  $T_{\text{ref\_clk}}$ : The period of UART reference clock  $\text{ref\_clk}$  ( $\text{ipg\_perclk}$  after RFDIV divider).

### UART IrDA mode receiver

Figure 59 depicts the UART IrDA mode receive timing, with 8 data bit/1 stop bit format. Table 64 lists the receive timing characteristics.




Figure 59. UART IrDA mode receive timing diagram

Table 64. IrDA mode receive timing parameters

ID	Parameter	Symbol	Min	Max	Unit
UA5	Receive Bit Time <sup>1</sup> in IrDA mode	$t_{\text{RIRbit}}$	$1/F_{\text{baud\_rate}}^2 - 1/(16 \times F_{\text{baud\_rate}})$	$1/F_{\text{baud\_rate}} + 1/(16 \times F_{\text{baud\_rate}})$	—
UA6	Receive IR Pulse Duration	$t_{\text{RIRpulse}}$	1.41 $\mu\text{s}$	$(5/16) \times (1/F_{\text{baud\_rate}})$	—

<sup>1</sup> The UART receiver can tolerate  $1/(16 \times F_{\text{baud\_rate}})$  tolerance in each bit. But accumulation tolerance in one frame must not exceed  $3/(16 \times F_{\text{baud\_rate}})$ .

<sup>2</sup>  $F_{\text{baud\_rate}}$ : Baud rate frequency. The maximum baud rate the UART can support is  $(\text{ipg\_perclk frequency})/16$ .

### 4.12.11 USB PHY parameters

This section describes the USB-OTG PHY parameters.

The USB PHY meets the electrical compliance requirements defined in the Universal Serial Bus Revision 2.0 OTG with the following amendments.

- USB ENGINEERING CHANGE NOTICE
  - Title: 5V Short Circuit Withstand Requirement Change
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000
- USB ENGINEERING CHANGE NOTICE
  - Title: Pull-up/Pull-down resistors
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- USB ENGINEERING CHANGE NOTICE
  - Title: Suspend Current Limit Changes
  - Applies to: Universal Serial Bus Specification, Revision 2.0

- USB ENGINEERING CHANGE NOTICE
  - Title: USB 2.0 Phase Locked SOFs
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification
  - Revision 2.0 plus errata and ecn June 4, 2010
- Battery Charging Specification (available from USB-IF)
  - Revision 1.2, December 7, 2010
  - Portable device only

## 5 Boot mode configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces allocation.

### 5.1 Boot mode configuration Pins

Table 65 provides boot options, functionality, fuse values, and associated pins. Several input pins are also sampled at reset and can be used to override fuse values, depending on the value of BT\_FUSE\_SEL fuse. The boot option pins are in effect when BT\_FUSE\_SEL fuse is '0' (cleared, which is the case for an unblown fuse). For detailed boot mode options configured by the boot mode pins, see the i.MX 6ULZ Fuse Map document and the System Boot chapter in *i.MX 6ULZ Reference Manual (IMX6ULZRM)*.

**Table 65. Fuses and associated pins used for boot**

Pin	Direction at reset	eFuse name	Details
BOOT_MODE0	Input with 100 K pull-down	N/A	Boot mode selection
BOOT_MODE1	Input with 100 K pull-down	N/A	Boot mode selection

**Table 65. Fuses and associated pins used for boot (continued)**

Pin	Direction at reset	eFuse name	Details
GPIO3_IO05	Input with 100 K pull-down	BT_CFG1[0]	Boot Options, Pin value overrides fuse settings for BT_FUSE_SEL = '0'. Signal Configuration as Fuse Override Input at Power Up. These are special I/O lines that control the boot up configuration during product development. In production, the boot configuration can be controlled by fuses.
GPIO3_IO06	Input with 100 K pull-down	BT_CFG1[1]	
GPIO3_IO07	Input with 100 K pull-down	BT_CFG1[2]	
GPIO3_IO08	Input with 100 K pull-down	BT_CFG1[3]	
GPIO3_IO09	Input with 100 K pull-down	BT_CFG1[4]	
GPIO3_IO10	Input with 100 K pull-down	BT_CFG1[5]	
GPIO3_IO11	Input with 100 K pull-down	BT_CFG1[6]	
GPIO3_IO12	Input with 100 K pull-down	BT_CFG1[7]	
GPIO3_IO13	Input with 100 K pull-down	BT_CFG2[0]	
GPIO3_IO14	Input with 100 K pull-down	BT_CFG2[1]	
GPIO3_IO15	Input with 100 K pull-down	BT_CFG2[2]	
GPIO3_IO16	Input with 100 K pull-down	BT_CFG2[3]	
GPIO3_IO17	Input with 100 K pull-down	BT_CFG2[4]	
GPIO3_IO18	Input with 100 K pull-down	BT_CFG2[5]	
GPIO3_IO19	Input with 100 K pull-down	BT_CFG2[6]	
GPIO3_IO20	Input with 100 K pull-down	BT_CFG2[7]	
GPIO3_IO21	Input with 100 K pull-down	BT_CFG4[0]	
GPIO3_IO22	Input with 100 K pull-down	BT_CFG4[1]	
GPIO3_IO23	Input with 100 K pull-down	BT_CFG4[2]	
GPIO3_IO24	Input with 100 K pull-down	BT_CFG4[3]	
GPIO3_IO25	Input with 100 K pull-down	BT_CFG4[4]	
GPIO3_IO26	Input with 100 K pull-down	BT_CFG4[5]	
GPIO3_IO27	Input with 100 K pull-down	BT_CFG4[6]	
GPIO3_IO28	Input with 100 K pull-down	BT_CFG4[7]	

## 5.2 Boot device interface allocation

The following tables list the interfaces that can be used by the boot process in accordance with the specific boot mode configuration. The tables also describe the interface's specific modes and IOMUXC allocation, which are configured during boot when appropriate.

**Table 66. QSPI boot trough QSPI**

Ball name	Signal name	Mux mode	Common	Quad mode	+ Port A DQS	+ Port A CS1	+ Port B	+ Port B DQS	+ Port B CS1
NAND_WP_B	qspi.A_SCLK	Alt2	Yes	Yes					
NAND_DQS	qspi.A_SS0_B	Alt2	Yes	Yes					

**Table 66. QSPI boot trough QSPI (continued)**

NAND_READY_B	qspi.A_DATA[0]	Alt2	Yes	Yes					
NAND_CE0_B	qspi.A_DATA[1]	Alt2	Yes	Yes					
NAND_CE1_B	qspi.A_DATA[2]	Alt2	Yes	Yes					
NAND_CLE	qspi.A_DATA[3]	Alt2	Yes	Yes					
NAND_DATA05	qspi.B_DATA[3]	Alt2					Yes		
NAND_DATA04	qspi.B_DATA[2]	Alt2					Yes		
NAND_DATA03	qspi.B_DATA[1]	Alt2					Yes		
NAND_DATA02	qspi.B_DATA[0]	Alt2					Yes		
NAND_WE_B	qspi.B_SS0_B	Alt2					Yes		
NAND_RE_B	qspi.B_SCLK	Alt2					Yes		
NAND_DATA07	qspi.A_SS1_B	Alt2				Yes			
NAND_ALE	qspi.A_DQS	Alt2			Yes				
NAND_DATA00	qspi.B_SS1_B	Alt2							Yes
NAND_DATA01	qspi.B_DQS	Alt2						Yes	

**Table 67. SPI boot through ECSP1**

Ball name	Signal name	Mux mode	Common	BOOT_CFG4 [5:4] = 00b	BOOT_CFG4 [5:4] = 01b	BOOT_CFG4 [5:4] = 10b	BOOT_CFG4 [5:4] = 11b
SD2_DATA7	ecspi1.MISO	Alt 3	Yes				
SD2_DATA6	ecspi1.MOSI	Alt 3	Yes				
SD2_DATA4	ecspi1.SCLK	Alt 3	Yes				
SD2_DATA5	ecspi1.SS0	Alt 3		Yes			
GPIO3_IO10	ecspi1.SS1	Alt 8			Yes		
GPIO3_IO11	ecspi1.SS2	Alt 8				Yes	
GPIO3_IO12	ecspi1.SS3	Alt 8					Yes

**Table 68. SPI boot through ECSP2**

Ball name	Signal name	Mux mode	Common	BOOT_CFG4 [5:4] = 00b	BOOT_CFG4 [5:4] = 01b	BOOT_CFG4 [5:4] = 10b	BOOT_CFG4 [5:4] = 11b
SD2_DATA3	ecspi2.MISO	Alt 3	Yes				
SD2_DATA2	ecspi2.MOSI	Alt 3	Yes				
SD2_DATA0	ecspi2.SCLK	Alt 3	Yes				
SD2_DATA1	ecspi2.SS0	Alt 3		Yes			
GPIO3_IO02	ecspi2.SS1	Alt 8			Yes		



**Table 68. SPI boot through ECSPi2 (continued)**

GPIO3_IO03	ecspi2.SS2	Alt 8				Yes	
GPIO3_IO04	ecspi2.SS3	Alt 8					Yes

**Table 69. NAND boot through GPMI**

Ball name	Signal name	Mux mode	Common	BOOT_CFG1[3:2]= 01b	BOOT_CFG1[3:2]= 10b
NAND_CLE	rawnand.CLE	Alt 0	Yes		
NAND_ALE	rawnand.ALE	Alt 0	Yes		
NAND_WP_B	rawnand.WP_B	Alt 0	Yes		
NAND_READY_B	rawnand.READY_B	Alt 0	Yes		
NAND_CE0_B	rawnand.CE0_B	Alt 0	Yes		
NAND_CE1_B	rawnand.CE1_B	Alt 0		Yes	Yes
NAND_RE_B	rawnand.RE_B	Alt 0	Yes		
NAND_WE_B	rawnand.WE_B	Alt 0	Yes		
NAND_DATA00	rawnand.DATA00	Alt 0	Yes		
NAND_DATA01	rawnand.DATA01	Alt 0	Yes		
NAND_DATA02	rawnand.DATA02	Alt 0	Yes		
NAND_DATA03	rawnand.DATA03	Alt 0	Yes		
NAND_DATA04	rawnand.DATA04	Alt 0	Yes		
NAND_DATA05	rawnand.DATA05	Alt 0	Yes		
NAND_DATA06	rawnand.DATA06	Alt 0	Yes		
NAND_DATA07	rawnand.DATA07	Alt 0	Yes		
NAND_DQS	rawnand.DQS	Alt 0	Yes		
SD2_CD_B	rawnand.CE2_B	Alt 2			Yes
SD2_WP	rawnand.CE3_B	Alt 2			Yes

**Table 70. SD/MMC boot through USDHC1**

Ball name	Signal name	Mux mode	Common	4-bit	8-bit	BOOT_CFG1[1] = 1 (SD power cycle)	SDMMC MFG mode
UART1_RTS_B	usdhc1.CD_B	Alt 2					Yes
SD1_CLK	usdhc1.CLK	Alt 0	Yes				
SD1_CMD	usdhc1.CMD	Alt 0	Yes				
SD1_DATA0	usdhc1.DATA0	Alt 0	Yes				
SD1_DATA1	usdhc1.DATA1	Alt 0		Yes	Yes		

## Boot mode configuration

**Table 70. SD/MMC boot through USDHC1 (continued)**

Ball name	Signal name	Mux mode	Common	4-bit	8-bit	BOOT_CFG1[1] = 1 (SD power cycle)	SDMMC MFG mode
SD1_DATA2	usdhc1.DATA2	Alt 0		Yes	Yes		
SD1_DATA3	usdhc1.DATA3	Alt 0	Yes				
NAND_READY_B	usdhc1.DATA4	Alt 1			Yes		
NAND_CE0_B	usdhc1.DATA5	Alt 1			Yes		
NAND_CE1_B	usdhc1.DATA6	Alt 1			Yes		
NAND_CLE	usdhc1.DATA7	Alt 1			Yes		
GPIO1_IO09	GPIO1_IO09 <sup>1</sup>	Alt 5				Yes	
GPIO1_IO05	usdhc1.VSELECT	Alt 4				Yes	

<sup>1</sup> The Boot ROM uses GPIO1\_IO09 to implement SD1\_RESET\_B.

**Table 71. SD/MMC boot through USDHC2**

Ball name	Signal name	Mux mode	Common	4-bit	8-bit	BOOT_CFG1[1] = 1 (SD power cycle)
NAND_RE_B	usdhc2.CLK	Alt 1	Yes			
NAND_WE_B	usdhc2.CMD	Alt 1	Yes			
NAND_DATA00	usdhc2.DATA0	Alt 1	Yes			
NAND_DATA01	usdhc2.DATA1	Alt 1		Yes	Yes	
NAND_DATA02	usdhc2.DATA2	Alt 1		Yes	Yes	
NAND_DATA03	usdhc2.DATA3	Alt 1	Yes			
NAND_DATA04	usdhc2.DATA4	Alt 1			Yes	
NAND_DATA05	usdhc2.DATA5	Alt 1			Yes	
NAND_DATA06	usdhc2.DATA6	Alt 1			Yes	
NAND_DATA07	usdhc2.DATA7	Alt 1			Yes	
NAND_ALE	NAND_ALE <sup>1</sup>	Alt 5				Yes
GPIO1_IO08	usdhc2.VSELECT	Alt 4				Yes

<sup>1</sup> The Boot ROM uses NAND\_ALE to implement SD2\_RESET\_B.

**Table 72. NOR/OneNAND boot through EIM**

Ball name	Signal name	Mux mode	Common	ADL16 Non-Mux	AD16 Mux
SD2_DATA0	weim.AD[0]	Alt 4	Yes		
SD2_DATA1	weim.AD[1]	Alt 4	Yes		

Table 72. NOR/OneNAND boot through EIM (continued)

Ball name	Signal name	Mux mode	Common	ADL16 Non-Mux	AD16 Mux
SD2_DATA2	weim.AD[2]	Alt 4	Yes		
SD2_DATA3	weim.AD[3]	Alt 4	Yes		
SD2_DATA4	weim.AD[4]	Alt 4	Yes		
SD2_DATA5	weim.AD[5]	Alt 4	Yes		
SD2_DATA6	weim.AD[6]	Alt 4	Yes		
SD2_DATA7	weim.AD[7]	Alt 4	Yes		
NAND_DATA00	weim.AD[8]	Alt 4	Yes		
NAND_DATA01	weim.AD[9]	Alt 4	Yes		
NAND_DATA02	weim.AD[10]	Alt 4	Yes		
NAND_DATA03	weim.AD[11]	Alt 4	Yes		
NAND_DATA04	weim.AD[12]	Alt 4	Yes		
NAND_DATA05	weim.AD[13]	Alt 4	Yes		
NAND_DATA06	weim.AD[14]	Alt 4	Yes		
NAND_DATA07	weim.AD[15]	Alt 4	Yes		
NAND_CLE	weim.ADDR[16]	Alt 4		Yes	Yes
NAND_ALE	weim.ADDR[17]	Alt 4		Yes	Yes
NAND_CE1_B	weim.ADDR[18]	Alt 4		Yes	Yes
SD1_CMD	weim.ADDR[19]	Alt 4		Yes	Yes
SD1_CLK	weim.ADDR[20]	Alt 4		Yes	Yes
SD1_DATA0	weim.ADDR[21]	Alt 4		Yes	Yes
SD1_DATA1	weim.ADDR[22]	Alt 4		Yes	Yes
SD1_DATA2	weim.ADDR[23]	Alt 4		Yes	Yes
SD1_DATA3	weim.ADDR[24]	Alt 4		Yes	Yes
KPP_COL7	weim.ADDR[25]	Alt 4		Yes	Yes
KPP_ROW5	weim.ADDR[26]	Alt 4		Yes	Yes
SD2_CD_B	weim.CS0_B	Alt 4	Yes		
GPIO3_IO13	weim.DATA[0]	Alt 4		Yes	
GPIO3_IO14	weim.DATA[1]	Alt 4		Yes	
GPIO3_IO15	weim.DATA[2]	Alt 4		Yes	
GPIO3_IO16	weim.DATA[3]	Alt 4		Yes	
GPIO3_IO17	weim.DATA[4]	Alt 4		Yes	
GPIO3_IO18	weim.DATA[5]	Alt 4		Yes	

**Table 72. NOR/OneNAND boot through EIM (continued)**

Ball name	Signal name	Mux mode	Common	ADL16 Non-Mux	AD16 Mux
GPIO3_IO19	weim.DATA[6]	Alt 4		Yes	
GPIO3_IO20	weim.DATA[7]	Alt 4		Yes	
GPIO3_IO21	weim.DATA[8]	Alt 4		Yes	
GPIO3_IO22	weim.DATA[9]	Alt 4		Yes	
GPIO3_IO23	weim.DATA[10]	Alt 4		Yes	
GPIO3_IO24	weim.DATA[11]	Alt 4		Yes	
GPIO3_IO25	weim.DATA[12]	Alt 4		Yes	
GPIO3_IO26	weim.DATA[13]	Alt 4		Yes	
GPIO3_IO27	weim.DATA[14]	Alt 4		Yes	
GPIO3_IO28	weim.DATA[15]	Alt 4		Yes	
NAND_RE_B	weim.EB_B[0]	Alt 4		Yes	Yes
NAND_WE_B	weim.EB_B[1]	Alt 4		Yes	Yes
SD2_CMD	weim.LBA_B	Alt 4	Yes		
SD2_WP	weim.OE	Alt 4	Yes		
SD2_CLK	weim.RW	Alt 4	Yes		

**Table 73. Serial download through UART1**

Ball name	Signal name	Mux mode	Common
UART1_TX_DATA	uart1.TX_DATA	Alt 0	Yes
UART1_RX_DATA	uart1.RX_DATA	Alt 0	Yes

**Table 74. Serial download through UART2**

Ball name	Signal name	Mux mode	Common
UART2_TX_DATA	uart2.TX_DATA	Alt 0	Yes
UART2_RX_DATA	uart2.RX_DATA	Alt 0	Yes

## 6 Package information and contact assignments

This section includes the contact assignment information and mechanical package drawing.

### 6.1 14 x 14 mm package information

#### 6.1.1 14 x 14 mm, 0.8 mm pitch, ball matrix

[Figure 60](#) shows the top, bottom, and side views of the 14 x 14 mm BGA package.




Figure 60. 14 x 14 mm BGA, Case x Package Top, Bottom, and Side views

## 6.1.2 14 x 14 mm supplies contact assignments and functional contact assignments

Table 75 shows the device connection list for ground, sense, and reference contact signals.

**Table 75. 14 x 14 mm supplies contact assignment**

Supply rail name	Ball(s) position(s)	Remark
DRAM_VREF	P4	—
GPIANIO	R13	—
NGND_KEL0	M12	—
NVCC_DRAM	G6, H6, J6, K6, L6, M6	—
NVCC_DRAM_2P5	N6	—
NVCC_GPIO	J13	—
NVCC_GPIO3	E13	—
NVCC_KPP	F13	—
NVCC_NAND	E7	—
NVCC_PLL	P13	—
NVCC_SD1	C4	—
NVCC_SD2	F4	—
NVCC_UART	H13	—
VDD_ARM_CAP	G9, G10, G11, H11	—
VDD_HIGH_CAP	R14, R15	—
VDD_HIGH_IN	L13, M13, N13	—
VDD_SNVS_CAP	N12	—
VDD_SNVS_IN	P12	—
VDD_SOC_CAP	G8, H8, J8, J11, K8, K11, L8, L9, L10, L11	—
VDD_SOC_IN	H9, H10, J9, J10, K9, 10	—
VDD_USB_CAP	R12	—
VSS	A1, A17, C3, C7, C11, C15, E8, E11, F6, F7, F8, F9, F10, F11, F12, G3, G5, G7, G12, G15, H7, H12, J5, J7, J12, K7, K12, L3, L7, L12, M7, M8, M9, M10, M11, N3, N5, R3, R5, R7, R11, R16, R17, T14, U1, U14, U17	—

Table 76 shows an alpha-sorted list of functional contact assignments for the 14 x 14 mm package.

**Table 76. 14 x 14 mm functional contact assignments**

Ball name	14 x 14 ball	Power group	Ball type	Out of reset condition			
				Default mode	Default function	Input/output	Value

**Table 76. 14 x 14 mm functional contact assignments (continued)**

BOOT_MODE0	T10	VDD_SNV5_IN	GPIO	ALT5	src.BOOT_MODE[0]	Input	100 k $\Omega$ pull-down
BOOT_MODE1	U10	VDD_SNV5_IN	GPIO	ALT5	src.BOOT_MODE[1]	Input	100 k $\Omega$ pull-down
CCM_CLK1_N	P16	VDD_HIGH_CAP	CCM	—	CCM_CLK1_N	—	—
CCM_CLK1_P	P17	VDD_HIGH_CAP	CCM	—	CCM_CLK1_P	—	—
CCM_PMIC_STBY_REQ	U9	VDD_SNV5_IN	CCM	ALT0	CCM.PMIC_VSTBY_REQ	Output	100 k $\Omega$ pull-down
DRAM_ADDR00	L5	NVCC_DRAM	MMDC	ALT0	DRAM_ADDR00	Output	100 k $\Omega$ pull-up
DRAM_ADDR01	H2	NVCC_DRAM	DDR	ALT0	DRAM_ADDR01	Output	100 k $\Omega$ pull-up
DRAM_ADDR02	K1	NVCC_DRAM	DDR	ALT0	DRAM_ADDR02	Output	100 k $\Omega$ pull-up
DRAM_ADDR03	M2	NVCC_DRAM	DDR	ALT0	DRAM_ADDR03	Output	100 k $\Omega$ pull-up
DRAM_ADDR04	K4	NVCC_DRAM	DDR	ALT0	DRAM_ADDR04	Output	100 k $\Omega$ pull-up
DRAM_ADDR05	L1	NVCC_DRAM	DDR	ALT0	DRAM_ADDR05	Output	100 k $\Omega$ pull-up
DRAM_ADDR06	G2	NVCC_DRAM	DDR	ALT0	DRAM_ADDR06	Output	100 k $\Omega$ pull-up
DRAM_ADDR07	H4	NVCC_DRAM	DDR	ALT0	DRAM_ADDR07	Output	100 k $\Omega$ pull-up
DRAM_ADDR08	J4	NVCC_DRAM	DDR	ALT0	DRAM_ADDR08	Output	100 k $\Omega$ pull-up
DRAM_ADDR09	L2	NVCC_DRAM	DDR	ALT0	DRAM_ADDR09	Output	100 k $\Omega$ pull-up
DRAM_ADDR10	M4	NVCC_DRAM	DDR	ALT0	DRAM_ADDR10	Output	100 k $\Omega$ pull-up
DRAM_ADDR11	K3	NVCC_DRAM	DDR	ALT0	DRAM_ADDR11	Output	100 k $\Omega$ pull-up
DRAM_ADDR12	L4	NVCC_DRAM	DDR	ALT0	DRAM_ADDR12	Output	100 k $\Omega$ pull-up
DRAM_ADDR13	H3	NVCC_DRAM	DDR	ALT0	DRAM_ADDR13	Output	100 k $\Omega$ pull-up
DRAM_ADDR14	G1	NVCC_DRAM	DDR	ALT0	DRAM_ADDR14	Output	100 k $\Omega$ pull-up
DRAM_ADDR15	K5	NVCC_DRAM	DDR	ALT0	DRAM_ADDR15	Output	100 k $\Omega$ pull-up
DRAM_CAS_B	J2	NVCC_DRAM	DDR	ALT0	DRAM_CAS_B	Output	100 k $\Omega$ pull-up



Table 76. 14 x 14 mm functional contact assignments (continued)

DRAM_CS0_B	N2	NVCC_DRAM	DDR	ALT0	DRAM_CS0_B	Output	100 k $\Omega$ pull-up
DRAM_CS1_B	H5	NVCC_DRAM	DDR	ALT0	DRAM_CS1_B	Output	100 k $\Omega$ pull-up
DRAM_DATA00	T4	NVCC_DRAM	DDR	ALT0	DRAM_DATA00	Input	100 k $\Omega$ pull-up
DRAM_DATA01	U6	NVCC_DRAM	DDR	ALT0	DRAM_DATA01	Input	100 k $\Omega$ pull-up
DRAM_DATA02	T6	NVCC_DRAM	DDR	ALT0	DRAM_DATA02	Input	100 k $\Omega$ pull-up
DRAM_DATA03	U7	NVCC_DRAM	DDR	ALT0	DRAM_DATA03	Input	100 k $\Omega$ pull-up
DRAM_DATA04	U8	NVCC_DRAM	DDR	ALT0	DRAM_DATA04	Input	100 k $\Omega$ pull-up
DRAM_DATA05	T8	NVCC_DRAM	DDR	ALT0	DRAM_DATA05	Input	100 k $\Omega$ pull-up
DRAM_DATA06	T5	NVCC_DRAM	DDR	ALT0	DRAM_DATA06	Input	100 k $\Omega$ pull-up
DRAM_DATA07	U4	NVCC_DRAM	DDR	ALT0	DRAM_DATA07	Input	100 k $\Omega$ pull-up
DRAM_DATA08	U2	NVCC_DRAM	DDR	ALT0	DRAM_DATA08	Input	100 k $\Omega$ pull-up
DRAM_DATA09	U3	NVCC_DRAM	DDR	ALT0	DRAM_DATA09	Input	100 k $\Omega$ pull-up
DRAM_DATA10	U5	NVCC_DRAM	DDR	ALT0	DRAM_DATA10	Input	100 k $\Omega$ pull-up
DRAM_DATA11	R4	NVCC_DRAM	DDR	ALT0	DRAM_DATA11	Input	100 k $\Omega$ pull-up
DRAM_DATA12	P5	NVCC_DRAM	DDR	ALT0	DRAM_DATA12	Input	100 k $\Omega$ pull-up
DRAM_DATA13	P3	NVCC_DRAM	DDR	ALT0	DRAM_DATA13	Input	100 k $\Omega$ pull-up
DRAM_DATA14	R2	NVCC_DRAM	DDR	ALT0	DRAM_DATA14	Input	100 k $\Omega$ pull-up
DRAM_DATA15	R1	NVCC_DRAM	DDR	ALT0	DRAM_DATA15	Input	100 k $\Omega$ pull-up
DRAM_DQM0	T7	NVCC_DRAM	DDR	ALT0	DRAM_DQM0	Output	100 k $\Omega$ pull-up
DRAM_DQM1	T3	NVCC_DRAM	DDR	ALT0	DRAM_DQM1	Output	100 k $\Omega$ pull-up
DRAM_ODT0	N1	NVCC_DRAM	DDR	ALT0	DRAM_ODT0	Output	100 k $\Omega$ pull-down

**Table 76. 14 x 14 mm functional contact assignments (continued)**

DRAM_ODT1	F1	NVCC_DRAM	DDR	ALT0	DRAM_ODT1	Output	100 k $\Omega$ pull-down
DRAM_RAS_B	M5	NVCC_DRAM	DDR	ALT0	DRAM_RAS_B	Output	100 k $\Omega$ pull-up
DRAM_RESET	G4	NVCC_DRAM	DDR	ALT0	DRAM_RESET	Output	100 k $\Omega$ pull-down
DRAM_SDBA0	M1	NVCC_DRAM	DDR	ALT0	DRAM_SDBA0	Output	100 k $\Omega$ pull-up
DRAM_SDBA1	H1	NVCC_DRAM	DDR	ALT0	DRAM_SDBA1	Output	100 k $\Omega$ pull-up
DRAM_SDBA2	K2	NVCC_DRAM	DDR	ALT0	DRAM_SDBA2	Output	100 k $\Omega$ pull-up
DRAM_SDCKE0	M3	NVCC_DRAM	DDR	ALT0	DRAM_SDCKE0	Output	100 k $\Omega$ pull-down
DRAM_SDCKE1	J3	NVCC_DRAM	DDR	ALT0	DRAM_SDCKE1	Output	100 k $\Omega$ pull-down
DRAM_SDCLK0_N	P2	NVCC_DRAM	DDRCL K	ALT0	DRAM_SDCLK0_N	Input	100 k $\Omega$ pull-up
DRAM_SDCLK0_P	P1	NVCC_DRAM	DDRCL K	ALT0	DRAM_SDCLK0_P	Input	100 k $\Omega$ pull-up
DRAM_SDQS0_N	P7	NVCC_DRAM	DDRCL K	ALT0	DRAM_SDQS0_N	Input	100 k $\Omega$ pull-down
DRAM_SDQS0_P	P6	NVCC_DRAM	DDRCL K	ALT0	DRAM_SDQS0_P	Input	100 k $\Omega$ pull-down
DRAM_SDQS1_N	T2	NVCC_DRAM	DDRCL K	ALT0	DRAM_SDQS1_N	Input	100 k $\Omega$ pull-down
DRAM_SDQS1_P	T1	NVCC_DRAM	DDRCL K	ALT0	DRAM_SDQS1_P	Input	100 k $\Omega$ pull-down
DRAM_SDWE_B	J1	NVCC_DRAM	DDR	ALT0	DRAM_SDWE_B	Output	100 k $\Omega$ pull-up
DRAM_ZQPAD	N4	NVCC_DRAM	GPIO	—	DRAM_ZQPAD	Input	Keeper
GPIO1_IO00	K13	NVCC_GPIO	GPIO	ALT5	gpio1.IO[0]	Input	Keeper
GPIO1_IO01	L15	NVCC_GPIO	GPIO	ALT5	gpio1.IO[1]	Input	Keeper
GPIO1_IO02	L14	NVCC_GPIO	GPIO	ALT5	gpio1.IO[2]	Input	Keeper
GPIO1_IO03	L17	NVCC_GPIO	GPIO	ALT5	gpio1.IO[3]	Input	Keeper
GPIO1_IO04	M16	NVCC_GPIO	GPIO	ALT5	gpio1.IO[4]	Input	Keeper
GPIO1_IO05	M17	NVCC_GPIO	GPIO	ALT5	gpio1.IO[5]	Input	Keeper
GPIO1_IO06	K17	NVCC_GPIO	GPIO	ALT5	gpio1.IO[6]	Input	Keeper
GPIO1_IO07	L16	NVCC_GPIO	GPIO	ALT5	gpio1.IO[7]	Input	Keeper
GPIO1_IO08	N17	NVCC_GPIO	GPIO	ALT5	gpio1.IO[8]	Input	Keeper

Table 76. 14 x 14 mm functional contact assignments (continued)

GPIO1_IO09	M15	NVCC_GPIO	GPIO	ALT5	gpio1.IO[9]	Input	Keeper
GPIO3_IO00	A8	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[0]	Input	Keeper
GPIO3_IO01	B8	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[1]	Input	Keeper
GPIO3_IO02	D9	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[2]	Input	Keeper
GPIO3_IO03	C9	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[3]	Input	Keeper
GPIO3_IO04	E9	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[4]	Input	Keeper
GPIO3_IO05	B9	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[5]	Input	Keeper
GPIO3_IO06	A9	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[6]	Input	Keeper
GPIO3_IO07	E10	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[7]	Input	Keeper
GPIO3_IO08	D10	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[8]	Input	Keeper
GPIO3_IO09	C10	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[9]	Input	Keeper
GPIO3_IO10	B10	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[10]	Input	Keeper
GPIO3_IO11	A10	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[11]	Input	Keeper
GPIO3_IO12	D11	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[12]	Input	Keeper
GPIO3_IO13	B11	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[13]	Input	Keeper
GPIO3_IO14	A11	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[14]	Input	Keeper
GPIO3_IO15	E12	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[15]	Input	Keeper
GPIO3_IO16	D12	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[16]	Input	Keeper
GPIO3_IO17	C12	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[17]	Input	Keeper
GPIO3_IO18	B12	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[18]	Input	Keeper
GPIO3_IO19	A12	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[19]	Input	Keeper
GPIO3_IO20	D13	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[20]	Input	Keeper
GPIO3_IO21	C13	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[21]	Input	Keeper
GPIO3_IO22	B13	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[22]	Input	Keeper
GPIO3_IO23	A13	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[23]	Input	Keeper
GPIO3_IO24	D14	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[24]	Input	Keeper
GPIO3_IO25	C14	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[25]	Input	Keeper
GPIO3_IO26	B14	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[26]	Input	Keeper
GPIO3_IO27	A14	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[27]	Input	Keeper
GPIO3_IO28	B16	NVCC_GPIO3	GPIO	ALT5	gpio3.IO[28]	Input	Keeper
GPIO5_IO00	R10	VDD_SNVS	GPIO	ALT5	gpio5.IO[0]	Input	Keeper
GPIO5_IO01	R9	VDD_SNVS	GPIO	ALT5	gpio5.IO[1]	Input	Keeper
GPIO5_IO02	P11	VDD_SNVS	GPIO	ALT5	gpio5.IO[2]	Input	Keeper
GPIO5_IO03	P10	VDD_SNVS	GPIO	ALT5	gpio5.IO[3]	Input	Keeper

**Table 76. 14 x 14 mm functional contact assignments (continued)**

GPIO5_IO04	P9	VDD_SNV5	GPIO	ALT5	gpio5.IO[4]	Input	Keeper
GPIO5_IO05	N8	VDD_SNV5	GPIO	ALT5	gpio5.IO[5]	Input	Keeper
GPIO5_IO06	N11	VDD_SNV5	GPIO	ALT5	gpio5.IO[6]	Input	Keeper
GPIO5_IO07	N10	VDD_SNV5	GPIO	ALT5	gpio5.IO[7]	Input	Keeper
GPIO5_IO08	N9	VDD_SNV5	GPIO	ALT5	gpio5.IO[8]	Input	Keeper
GPIO5_IO09	R6	VDD_SNV5	GPIO	ALT5	gpio5.IO[9]	Input	Keeper
I2C2_SCL	F17	NVCC_UART	GPIO	ALT5	gpio1.IO[30]	Input	Keeper
I2C2_SDA	G13	NVCC_UART	GPIO	ALT5	gpio1.IO[31]	Input	Keeper
JTAG_MOD	P15	NVCC_GPIO	SJC	ALT0	sjc.MOD	Input	100 kΩ pull-up
JTAG_TCK	M14	NVCC_GPIO	SJC	ALT0	sjc.TCK	Input	47 kΩ pull-up
JTAG_TDI	N16	NVCC_GPIO	SJC	ALT0	sjc.TDI	Input	47 kΩ pull-up
JTAG_TDO	N15	NVCC_GPIO	SJC	ALT0	sjc.TDO	input	100 kΩ pull-up
JTAG_TMS	P14	NVCC_GPIO	SJC	ALT0	sjc.TMS	Input	47 kΩ pull-up
JTAG_TRST_B	N14	NVCC_GPIO	SJC	ALT0	sjc.TRSTB	Input	47 kΩ pull-up
KPP_ROW0	F16	NVCC_KPP	GPIO	ALT5	gpio2.IO[0]	Input	Keeper
KPP_COL0	E17	NVCC_KPP	GPIO	ALT5	gpio2.IO[1]	Input	Keeper
KPP_ROW1	E16	NVCC_KPP	GPIO	ALT5	gpio2.IO[2]	Input	Keeper
KPP_COL1	E15	NVCC_KPP	GPIO	ALT5	gpio2.IO[3]	Input	Keeper
KPP_ROW2	E14	NVCC_KPP	GPIO	ALT5	gpio2.IO[4]	Input	Keeper
KPP_COL2	F15	NVCC_KPP	GPIO	ALT5	gpio2.IO[5]	Input	Keeper
KPP_ROW3	F14	NVCC_KPP	GPIO	ALT5	gpio2.IO[6]	Input	Keeper
KPP_COL3	D15	NVCC_KPP	GPIO	ALT5	gpio2.IO[7]	Input	Keeper
KPP_ROW4	C17	NVCC_KPP	GPIO	ALT5	gpio2.IO[8]	Input	Keeper
KPP_COL4	C16	NVCC_KPP	GPIO	ALT5	gpio2.IO[9]	Input	Keeper
KPP_ROW5	B17	NVCC_KPP	GPIO	ALT5	gpio2.IO[10]	Input	Keeper
KPP_COL5	A15	NVCC_KPP	GPIO	ALT5	gpio2.IO[11]	Input	Keeper
KPP_ROW6	A16	NVCC_KPP	GPIO	ALT5	gpio2.IO[12]	Input	Keeper
KPP_COL6	B15	NVCC_KPP	GPIO	ALT5	gpio2.IO[13]	Input	Keeper
KPP_ROW7	D17	NVCC_KPP	GPIO	ALT5	gpio2.IO[14]	Input	Keeper
KPP_COL7	D16	NVCC_KPP	GPIO	ALT5	gpio2.IO[15]	Input	Keeper

Table 76. 14 x 14 mm functional contact assignments (continued)

NAND_ALE	B4	NVCC_NAND	GPIO	ALT5	gpio4.IO[10]	Input	Keeper
NAND_CE0_B	C5	NVCC_NAND	GPIO	ALT5	gpio4.IO[13]	Input	Keeper
NAND_CE1_B	B5	NVCC_NAND	GPIO	ALT5	gpio4.IO[14]	Input	Keeper
NAND_CLE	A4	NVCC_NAND	GPIO	ALT5	gpio4.IO[15]	Input	Keeper
NAND_DATA00	D7	NVCC_NAND	GPIO	ALT5	gpio4.IO[2]	Input	Keeper
NAND_DATA01	B7	NVCC_NAND	GPIO	ALT5	gpio4.IO[3]	Input	Keeper
NAND_DATA02	A7	NVCC_NAND	GPIO	ALT5	gpio4.IO[4]	Input	Keeper
NAND_DATA03	D6	NVCC_NAND	GPIO	ALT5	gpio4.IO[5]	Input	Keeper
NAND_DATA04	C6	NVCC_NAND	GPIO	ALT5	gpio4.IO[6]	Input	Keeper
NAND_DATA05	B6	NVCC_NAND	GPIO	ALT5	gpio4.IO[7]	Input	Keeper
NAND_DATA06	A6	NVCC_NAND	GPIO	ALT5	gpio4.IO[8]	Input	Keeper
NAND_DATA07	A5	NVCC_NAND	GPIO	ALT5	gpio4.IO[9]	Input	Keeper
NAND_DQS	E6	NVCC_NAND	GPIO	ALT5	gpio4.IO[16]	Input	Keeper
NAND_RE_B	D8	NVCC_NAND	GPIO	ALT5	gpio4.IO[0]	Input	Keeper
NAND_READY_B	A3	NVCC_NAND	GPIO	ALT5	gpio4.IO[12]	Input	Keeper
NAND_WE_B	C8	NVCC_NAND	GPIO	ALT5	gpio4.IO[1]	Input	Keeper
NAND_WP_B	D5	NVCC_NAND	GPIO	ALT5	gpio4.IO[11]	Input	Keeper
ONOFF	R8	VDD_SNVS_IN	SRC	ALT0	src.RESET_B	Input	100 k $\Omega$ pull-up
POR_B	P8	VDD_SNVS_IN	SRC	ALT0	src.POR_B	Input	100 k $\Omega$ pull-up
RTC_XTALI	T11	VDD_SNVS_CAP	ANALOG	—	RTC_XTALI	—	—
RTC_XTALO	U11	VDD_SNVS_CAP	ANALOG	—	RTC_XTALO	—	—
SD1_CLK	C1	NVCC_SD1	GPIO	ALT5	gpio2.IO[17]	Input	Keeper
SD1_CMD	C2	NVCC_SD1	GPIO	ALT5	gpio2.IO[16]	Input	Keeper
SD1_DATA0	B3	NVCC_SD1	GPIO	ALT5	gpio2.IO[18]	Input	Keeper
SD1_DATA1	B2	NVCC_SD1	GPIO	ALT5	gpio2.IO[19]	Input	Keeper
SD1_DATA2	B1	NVCC_SD1	GPIO	ALT5	gpio2.IO[20]	Input	Keeper
SD1_DATA3	A2	NVCC_SD1	GPIO	ALT5	gpio2.IO[21]	Input	Keeper
SD2_CD_B	F5	NVCC_SD2	GPIO	ALT5	gpio4.IO[17]	Input	Keeper
SD2_CLK	F2	NVCC_SD2	GPIO	ALT5	gpio4.IO[19]	Input	Keeper
SD2_CMD	F3	NVCC_SD2	GPIO	ALT5	gpio4.IO[20]	Input	Keeper
SD2_DATA0	E0	NVCC_SD2	GPIO	ALT5	gpio4.IO[21]	Input	Keeper

**Table 76. 14 x 14 mm functional contact assignments (continued)**

SD2_DATA1	E3	NVCC_SD2	GPIO	ALT5	gpio4.IO[22]	Input	Keeper
SD2_DATA2	E2	NVCC_SD2	GPIO	ALT5	gpio4.IO[23]	Input	Keeper
SD2_DATA3	E1	NVCC_SD2	GPIO	ALT5	gpio4.IO[24]	Input	Keeper
SD2_DATA4	D4	NVCC_SD2	GPIO	ALT5	gpio4.IO[25]	Input	Keeper
SD2_DATA5	D3	NVCC_SD2	GPIO	ALT5	gpio4.IO[26]	Input	Keeper
SD2_DATA6	D2	NVCC_SD2	GPIO	ALT5	gpio4.IO[27]	Input	Keeper
SD2_DATA7	D1	NVCC_SD2	GPIO	ALT5	gpio4.IO[28]	Input	Keeper
SD2_WP	E5	NVCC_SD2	GPIO	ALT5	gpio4.IO[18]	Input	Keeper
SNVS_PMIC_ON_REQ	T9	VDD_SNVS_IN	GPIO	ALT0	snvs_lp_wrapper.SNVS_WA KEUP_ALARM	Output	100 kΩ pull-up
TEST_MODE	N7	VDD_SNVS_IN	TCU	ALT0	tcu.TEST_MODE	Input	100 kΩ pull-down
UART1_CTS_B	K15	NVCC_UART	GPIO	ALT5	gpio1.IO[18]	Input	Keeper
UART1_RTS_B	J14	NVCC_UART	GPIO	ALT5	gpio1.IO[19]	Input	Keeper
UART1_RX_DATA	K16	NVCC_UART	GPIO	ALT5	gpio1.IO[17]	Input	Keeper
UART1_TX_DATA	K14	NVCC_UART	GPIO	ALT5	gpio1.IO[16]	Input	Keeper
UART2_CTS_B	J15	NVCC_UART	GPIO	ALT5	gpio1.IO[22]	Input	Keeper
UART2_RTS_B	H14	NVCC_UART	GPIO	ALT5	gpio1.IO[23]	Input	Keeper
UART2_RX_DATA	J16	NVCC_UART	GPIO	ALT5	gpio1.IO[21]	Input	Keeper
UART2_TX_DATA	J17	NVCC_UART	GPIO	ALT5	gpio1.IO[20]	Input	Keeper
UART3_CTS_B	H15	NVCC_UART	GPIO	ALT5	gpio1.IO[26]	Input	Keeper
UART3_RTS_B	G14	NVCC_UART	GPIO	ALT5	gpio1.IO[27]	Input	Keeper
UART3_RX_DATA	H16	NVCC_UART	GPIO	ALT5	gpio1.IO[25]	Input	Keeper
UART3_TX_DATA	H17	NVCC_UART	GPIO	ALT5	gpio1.IO[23]	Input	Keeper
UART4_RX_DATA	G16	NVCC_UART	GPIO	ALT5	gpio1.IO[29]	Input	Keeper
UART4_TX_DATA	G17	NVCC_UART	GPIO	ALT5	gpio1.IO[28]	Input	Keeper
USB_OTG1_CHD_B	U16	OPEN DRAIN	GPIO	—	USB_OTG1_CHD_B	—	—
USB_OTG1_DN	T15	VDD_USB_CAP	ANALOG	—	USB_OTG1_DN	—	—
USB_OTG1_DP	U15	VDD_USB_CAP	ANALOG	—	USB_OTG1_DP	—	—
USB_OTG1_VBUS	T12	USB_VBUS	VBUS POWER	—	USB_OTG1_VBUS	—	—
USB_OTG2_DN	T13	VDD_USB_CAP	ANALOG	—	USB_OTG2_DN	—	—

Table 76. 14 x 14 mm functional contact assignments (continued)

USB_OTG2_DP	U13	VDD_USB_CAP	ANALOG	—	USB_OTG2_DP	—	—
USB_OTG2_VBUS	U12	USB_VBUS	VBUS POWER	—	USB_OTG2_VBUS	—	—
XTALI	T16	NVCC_PLL	ANALOG	—	XTALI	—	—
XTALO	T17	NVCC_PLL	ANALOG	—	XTALO	—	—

### 6.1.3 14 x 14 mm, 0.8 mm pitch, ball map

Table 77 shows the 14 x 14 mm, 0.8 mm pitch ball map for the i.MX 6ULZ.

Table 77. 14 x 14 mm, 0.8 mm pitch, ball map

G	F	E	D	C	B	A
DRAM_ADDR14	DRAM_ODT1	SD2_DATA3	SD2_DATA7	SD1_CLK	SD1_DATA2	VSS
DRAM_ADDR06	SD2_CLK	SD2_DATA2	SD2_DATA6	SD1_CMD	SD1_DATA1	SD1_DATA3
VSS	SD2_CMD	SD2_DATA1	SD2_DATA5	VSS	SD1_DATA0	NAND_READY_B
DRAM_RESET	NVCC_SD2	SD2_DATA0	SD2_DATA4	NVCC_SD1	NAND_ALE	NAND_CLE
VSS	SD2_CD_B	SD2_WP	NAND_WP_B	NAND_CE0_B	NAND_CE1_B	NAND_DATA07
NVCC_DRAM	VSS	NAND_DQS	NAND_DATA03	NAND_DATA04	NAND_DATA05	NAND_DATA06
VSS	VSS	NVCC_NAND	NAND_DATA00	VSS	NAND_DATA01	NAND_DATA02
VDD_SOC_CAP	VSS	VSS	NAND_RE_B	NAND_WE_B	GPIO3_IO01	GPIO3_IO00
VDD_ARM_CAP	VSS	GPIO3_IO04	GPIO3_IO02	GPIO3_IO03	GPIO3_IO05	GPIO3_IO06
VDD_ARM_CAP	VSS	GPIO3_IO07	GPIO3_IO08	GPIO3_IO09	GPIO3_IO10	GPIO3_IO11
VDD_ARM_CAP	VSS	VSS	GPIO3_IO12	VSS	GPIO3_IO13	GPIO3_IO14
VSS	VSS	GPIO3_IO15	GPIO3_IO16	GPIO3_IO17	GPIO3_IO18	GPIO3_IO19
I2C2_SDA	NVCC_KPP	NVCC_GPIO3	GPIO3_IO20	GPIO3_IO21	GPIO3_IO22	GPIO3_IO23
UART3_RTS_B	KPP_ROW3	KPP_ROW2	GPIO3_IO24	GPIO3_IO25	GPIO3_IO26	GPIO3_IO27
VSS	KPP_COL2	KPP_COL1	KPP_COL3	VSS	KPP_COL6	KPP_COL5
UART4_RX_DATA	KPP_ROW0	KPP_ROW1	KPP_COL7	KPP_COL4	GPIO3_IO28	KPP_ROW6
UART4_TX_DATA	I2C2_SCL	KPP_COL0	KPP_ROW7	KPP_ROW4	KPP_ROW5	VSS
G	F	E	D	C	B	A



Table 77. 14 x 14 mm, 0.8 mm pitch, ball map (continued)

P	N	M	L	K	J	H
DRAM_SDCLK0_P	DRAM_ODT0	DRAM_SDBA0	DRAM_ADDR05	DRAM_ADDR02	DRAM_SDWE_B	DRAM_SDBA1
DRAM_SDCLK0_N	DRAM_CS0_B	DRAM_ADDR03	DRAM_ADDR09	DRAM_SDBA2	DRAM_CAS_B	DRAM_ADDR01
DRAM_DATA13	VSS	DRAM_SDCKE0	VSS	DRAM_ADDR11	DRAM_SDCKE1	DRAM_ADDR13
DRAM_VREF	DRAM_ZQPAD	DRAM_ADDR10	DRAM_ADDR12	DRAM_ADDR04	DRAM_ADDR08	DRAM_ADDR07
DRAM_DATA12	VSS	DRAM_RAS_B	DRAM_ADDR00	DRAM_ADDR15	VSS	DRAM_CS1_B
DRAM_SDQS0_P	NVCC_DRAM_2P5	NVCC_DRAM	NVCC_DRAM	NVCC_DRAM	NVCC_DRAM	NVCC_DRAM
DRAM_SDQS0_N	TEST_MODE	VSS	VSS	VSS	VSS	VSS
POR_B	GPIO5_IO05	VSS	VDD_SOC_CAP	VDD_SOC_CAP	VDD_SOC_CAP	VDD_SOC_CAP
GPIO5_IO04	GPIO5_IO08	VSS	VDD_SOC_CAP	VDD_SOC_IN	VDD_SOC_IN	VDD_SOC_IN
GPIO5_IO03	GPIO5_IO07	VSS	VDD_SOC_CAP	VDD_SOC_IN	VDD_SOC_IN	VDD_SOC_IN
GPIO5_IO02	GPIO5_IO06	VSS	VDD_SOC_CAP	VDD_SOC_CAP	VDD_SOC_CAP	VDD_ARM_CAP
VDD_SNVS_IN	VDD_SNVS_CAP	NGND_KELO	VSS	VSS	VSS	VSS
NVCC_PLL	VDD_HIGH_IN	VDD_HIGH_IN	VDD_HIGH_IN	GPIO1_IO00	NVCC_GPIO	NVCC_UART
JTAG_TMS	JTAG_TRST_B	JTAG_TCK	GPIO1_IO02	UART1_TX_DATA	UART1_RTS_B	UART2_RTS_B
JTAG_MOD	JTAG_TDO	GPIO1_IO09	GPIO1_IO01	UART1_CTS_B	UART2_CTS_B	UART3_CTS_B
CCM_CLK1_N	JTAG_TDI	GPIO1_IO04	GPIO1_IO07	UART1_RX_DATA	UART2_RX_DATA	UART3_RX_DATA
CCM_CLK1_P	GPIO1_IO08	GPIO1_IO05	GPIO1_IO03	GPIO1_IO06	UART2_TX_DATA	UART3_TX_DATA
P	N	M	L	K	J	H

Table 77. 14 x 14 mm, 0.8 mm pitch, ball map (continued)

	U	T	R
1	VSS	DRAM_SDQS1_P	DRAM_DATA15
2	DRAM_DATA08	DRAM_SDQS1_N	DRAM_DATA14
3	DRAM_DATA09	DRAM_DQM1	VSS
4	DRAM_DATA07	DRAM_DATA00	DRAM_DATA11
5	DRAM_DATA10	DRAM_DATA06	VSS
6	DRAM_DATA01	DRAM_DATA02	GPIO5_IO09
7	DRAM_DATA03	DRAM_DQM0	VSS
8	DRAM_DATA04	DRAM_DATA05	ONOFF
9	CCM_PMIC_STBY_REQ	SNVS_PMIC_ON_REQ	GPIO5_IO01
10	BOOT_MODE1	BOOT_MODE0	GPIO5_IO00
11	RTC_XTALO	RTC_XTALI	VSS
12	USB_OTG2_VBUS	USB_OTG1_VBUS	VDD_USB_CAP
13	USB_OTG2_DP	USB_OTG2_DN	GPANAIO
14	VSS	VSS	VDD_HIGH_CAP
15	USB_OTG1_DP	USB_OTG1_DN	VDD_HIGH_CAP2
16	USB_OTG1_CHD_B	XTALI	VSS
17	VSS	XTALO	VSS
	U	T	R

## 7 Revision history

Table 78 provides a revision history for this data sheet.

**Table 78. i.MX 6ULZ Data Sheet document revision history**

Rev. number	Date	Substantive change(s)
Rev. 0	09/2018	• Initial release



**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer, customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.

Document Number: IMX6ULZCEC

Rev. 0

09/2018

