
# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **General Description**

The MAX77650/MAX77651 provide highly-integrated battery charging and power supply solutions for low-power wearable applications where size and efficiency are critical. Both devices feature a SIMO buck-boost regulator that provides three independently programmable power rails from a single inductor to minimize total solution size. A 150mA LDO provides ripple rejection for audio and other noise-sensitive applications. A highly configurable linear charger supports a wide range of Li+ battery capacities and includes battery temperature monitoring for additional safety (JEITA).

The devices include other features such as current sinks for driving LED indicators and an analog multiplexer that switches several internal voltage and current signals to an external node for monitoring with an external ADC. A bidirectional I<sup>2</sup>C interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality when the devices are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

#### Simplified Application Circuit



#### **Benefits and Features**

- Highly Integrated
  - Smart Power Selector™ Li+/Li-Poly Charger
  - 3 Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
  - 150mA LDO
  - · 3-Channel Current Sink Driver
  - · Analog MUX Output for Power Monitoring
- Low Power
  - 0.3µA Shutdown Current
  - 5.6µA Operating Current (3 SIMO Channels + LDO)
- Charger Optimized for Small Battery Size
  - Programmable Fast-Charge Current from 7.5mA to 300mA
  - Programmable Battery Regulation Voltage from 3.6V to 4.6V
  - Programmable Termination Current from 0.375mA to 45mA
  - JEITA Battery Temperature Monitors Adjust Charge Current and Battery Regulation Voltage for Safe Charging
- Flexible and Configurable
  - I<sup>2</sup>C Compatible Interface and GPIO
  - · Factory OTP Options Available
- Small Size
  - 2.75mm x 2.15mm x 0.7mm WLP Package
  - 30-Bump, 0.4mm-Pitch WLP, 6x5 Array
  - Small Total Solution Size (19.2mm<sup>2</sup>)

#### **Applications**

- Bluetooth Headphones/Hearables
- Fitness, Health, and Activity Monitors
- Portable Devices
- Internet of Things (IoT)

Ordering Information appears at end of data sheet.

Smart Power Selector is a trademark of Maxim Integrated Products. Inc.



### Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **TABLE OF CONTENTS**

General Description	
Benefits and Features	
Applications	
Simplified System Diagram	
Absolute Maximum Ratings	
Package Information	
Electrical Characteristics—Top Level	9
Electrical Characteristics—Global Resources	
Electrical Characteristics—Smart Power Selector Charger	
Electrical Characteristics—Adjustable Thermistor Temperature Monitors	
Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs	
Electrical Characteristics—SIMO Buck-Boost	
Electrical Characteristics—LDO	19
Electrical Characteristics—Current Sinks	21
Electrical Characteristics—I <sup>2</sup> C Serial Interface	22
Typical Operating Characteristics	25
Pin Configuration	
Pin Description	
Detailed Description	
Support Materials	
Top-Level Interconnect Simplified Diagram	
Global Resources	
Features and Benefits	
Voltage Monitors	
SYS POR Comparator	
SYS Undervoltage Lockout Comparator	
SYS Overvoltage Lockout Comparator	
nEN Enable Input	
nEN Manual Reset	
nEN Dual-functionality: Push-Button vs. Slide-Switch	
Interrupts (nIRQ)	
Reset Output (nRST)	
Power Hold Input (PWR_HLD)	
General-Purpose Input Output (GPIO)	
On/Off Controller	
Flexible Power Sequencer	
Debounced Inputs (nEN, GPI, CHGIN)	
Smart Power Selector Charger	50

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

TABLE OF CONTENTS (CONTINUED)	
Features	
Charger Symbol Reference Guide	51
Smart Power Selector	
Input Current Limiter	
Minimum Input Voltage Regulation	
Minimum System Voltage Regulation	
Die Temperature Regulation	
Charger State Machine	
Charger Off State	
Prequalification State	54
Fast-Charge States	
Top-Off State	
Done State	
Prequalification Timer Fault State	
Fast-Charge Timer Fault State	
Battery Temperature Fault State	
JEITA-Modified States	
Typical Charge Profile	
Charger Applications Information	
Configuring a Valid System Voltage	
CHGIN/SYS/BATT Capacitor Selection	
Adjustable Thermistor Temperature Monitors	57
Thermistor Bias	
Configurable Temperature Thresholds	
Thermistor Applications Information	60
Using Different Thermistor $\beta$	60
NTC Thermistor Selection	60
Analog Multiplexer & Power Monitor AFEs	61
Measuring Battery Current	62
Method for Measuring Discharging Current	62
Method for Measuring Charging Current	62
SIMO Buck-Boost	63
SIMO Benefits and Features	63
SIMO Control Scheme	64
SIMO Soft-Start	64
SIMO Registers	64
SIMO Active Discharge Resistance	64
SIMO Applications Information	65
SIMO Available Output Current	65

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

TABLE OF CONTENTS (CONTINUED)	
Inductor Selection	65
Input Capacitor Selection	66
Boost Capacitor Selection	66
Output Capacitor Selection	66
SIMO Switching Frequency	66
Unused Outputs	67
LDO	67
Features	67
LDO Simplified Block Diagram	67
LDO Active Discharge Resistor	67
LDO Soft-Start	68
LDO Applications Information	68
Input and Output Capacitor Selection	68
Current Sinks	71
Current Sink Applications Information	71
LED Assignment	71
Unused Current Sink Ports	71
I <sup>2</sup> C Serial Interface	72
I <sup>2</sup> C System Configuration	72
I <sup>2</sup> C Interface Power	72
I <sup>2</sup> C Data Transfer	72
I <sup>2</sup> C Start and Stop Conditions	72
I <sup>2</sup> C Acknowledge Bit	73
I <sup>2</sup> C Slave Address	73
I <sup>2</sup> C Clock Stretching	74
I <sup>2</sup> C General Call Address	74
I <sup>2</sup> C Device ID	74
I <sup>2</sup> C Communication Speed	74
I <sup>2</sup> C Communication Protocols	75
Writing to a Single Register	75
Writing Multiple Bytes to Sequential Registers	76
Reading from a Single Register	
Reading from Sequential Registers	
Engaging HS-mode for operation up to 3.4MHz	
Typical Application Circuit	79
Ordering Information	80
Revision History	81

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

LIST OF FIGURES	
Figure 1. Top-Level Interconnect Simplified Diagram	37
Figure 2. nEN Usage Timing Diagram	39
Figure 3. GPIO Block Diagram	41
Figure 4. Top-Level On/Off Controller	43
Figure 5. Power-Up/Power-Down Sequence	45
Figure 6. Flexible Power Sequencer Basic Timing Diagram	46
Figure 7. Startup Timing Diagram Due to nEN	47
Figure 8. Startup Timing Diagram Due to Charge Source Insertion	48
Figure 9. Debounced Inputs	49
Figure 10. Linear Charger Simplified Block Diagram	50
Figure 11. Charger Simplified Control Loops	51
Figure 12. Charger State Diagram	53
Figure 13. Example Battery Charge Profile	55
Figure 14. Thermistor Logic Functional Diagram	57
Figure 15. Safe-Charging Profile Example	58
Figure 16. Thermistor Bias State Diagram	59
Figure 17. Thermistor Circuit with Adjusting Series and Parallel Resistors	60
Figure 18. SIMO Detailed Block Diagram	63
Figure 19. LDO Capacitance for Stability	69
Figure 20. LDO Simplified Block Diagram	69
Figure 21. Current Sink Block Diagram	70
Figure 22. I <sup>2</sup> C Simplified Block Diagram	71
Figure 23. I <sup>2</sup> C System Configuration	72
Figure 24. I <sup>2</sup> C Start and Stop Conditions	72
Figure 25. Acknowledge Bit	73
Figure 26. Slave Address Example	73
Figure 27. Writing to a Single Register with the Write Byte Protocol	75
Figure 28. Writing to Sequential registers X to N	76
Figure 29. Reading from a Single Register with the Read Byte Protocol	77
Figure 30. Reading Continuously from Sequential Registers X to N	77
Figure 31. Engaging HS Mode	78

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

LIST OF TABLES	
Table 1. Regulator Summary	36
Table 2. On/Off Controller Transition/State	44
Table 3. Charger Quick Symbol Reference Guide	51
Table 4. Trip Temperatures vs. Trip Voltages for Different NTC $\beta.$	59
Table 5. Example RS and RP Correcting Values for NTC β Above 3380K	60
Table 6. NTC Thermistors	60
Table 7. AMUX Signal Transfer Functions	61
Table 8. Battery Current Direction Decode	62
Table 9. SIMO Available Output Current for Common Applications	65
Table 10. Example Inductors	65
Table 11. I <sup>2</sup> C Slave Address Options	74

### Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **Absolute Maximum Ratings**

nEN, PWR_HLD, nIRQ, nRST to GND0.3V to V <sub>SYS</sub> + 0.3V	IN_SBB to PGND0.3V to +6.0V
SCL, SDA, GPIO to GND0.3V to V <sub>IO</sub> + 0.3V	LXA Continuous Current (Note 3)1.2A <sub>RMS</sub>
CHGIN to GND0.3V to +30.0V	LXB Continuous Current (Note 4)1.2A <sub>RMS</sub>
SYS, BATT to GND0.3V to +6.0V	SBB0, SBB1, SBB2 to PGND (Note 2)0.3V to +6.0V
SYS to IN_SBB0.3V to +0.3V	BST to IN_SBB0.3V to +6.0V
V <sub>L</sub> to GND0.3V to +6.0V	BST to LXB0.3V to +6.0V
AMUX, THM, TBIAS to GND0.3V to +6.0V	SBB0, SBB1, SBB2 Short-Circuit DurationContinuous
nIRQ, nRST, SDA, AMUX, GPIO Continous Current±20mA	PGND to GND0.3V to +0.3V
CHGIN Continuous Current1.2A <sub>RMS</sub>	LGND to GND0.3V to +0.3V
SYS Continuous Current1.2A <sub>RMS</sub>	Operating Temperature Range40°C to +85°C
BATT Continuous Current (Note 1)1.2A <sub>RMS</sub>	Junction Temperature+150°C
LDO to GND (Note 2)0.3V to V <sub>IN LDO</sub> + 0.3V	Storage Temperature Range65°C to +150°C
IN_LDO, V <sub>IO</sub> to GND0.3V to the lower of	Soldering Temperature (reflow)+260°C
$(V_{SYS} + 0.3V)$ and +6.0V	Continuous Power Dissipation (Multilayer Board)
LED0, LED1, LED2 to LGND0.3V to +6.0V	(T <sub>A</sub> = +70°C, derate 20.4mW/°C above +70°C)1632mW

- **Note 1:** Do not repeatedly hot-plug a source to the BATT terminal at a rate greater than 10Hz. Hot plugging low-impedance sources results in an ~8A momentary (~2µs) current spike.
- Note 2: When the active discharge resistor is engaged, limit its power dissipation to an average of 10mW.
- **Note 3:** LXA has internal clamping diodes to PGND and IN\_SBB. It is normal for these diodes to briefly conduct during switching events. Avoid steady-state conduction of these diodes.
- Note 4: Do not externally bias LXB. LXB has an internal low-side clamping diode to PGND, and an internal high-side clamping diode that dynamically shifts to the selected SIMO output. It is normal for these internal clamping diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V<sub>SBBO</sub> + 0.3V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **Package Information**

PACKAGE CHARACTERISTICS	VALUES		
Package Code	W302H2+1		
Outline Number	21-100047		
Land Pattern Number	Refer to Application Note 1891		
Thermal Resistance, Four-Layer Board:			
Junction-to-Ambient (θ <sub>JA</sub> )	49°C/W (2s2p board)		

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

### **Package Information (continued)**



### **Electrical Characteristics—Top Level**

 $(V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{IN\_SBB} = V_{IN\_LDO} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>SYS</sub>			2.7		5.5	V
Shutdown Supply Current  ISHDN  ICURRENT  ICUR	Current measured into BATT and SYS	Main bias is off (SBIA_EN = 0). This is the standby state		0.3	1		
	and IN_SBB and IN_LDO, all resources are off (LDO, SBB0, SBB1,	Main bias is on in low-power mode (SBIA_EN = 1, SBIA_LPM = 1)		1		μА	
		SBB2, LED0, LED1, LED2), T <sub>A</sub> = 25°C	Main bias is on in normal-power mode (SBIA_EN = 1, SBIA_LPM = 0)		28		
Quiescent Supply		Current measured into BATT and SYS and IN_SBB and IN_LDO. LDO,	Main bias is in low-power mode (SBIA_LPM = 1)		5.6	13	
Current	IQ	SBB0, SBB1, and SBB2 are enabled with no load. LED0, LED1, and LED2 are disabled	Main bias is in normal-power mode (SBIA_LPM = 0)		40	60	- μΑ

#### **Electrical Characteristics—Global Resources**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDI	MIN	TYP	MAX	UNITS			
POWER-ON RESET (POR)									
POR Threshold	V <sub>POR</sub>	V <sub>SYS</sub> falling		1.6	1.9	2.1	V		
POR Threshold Hysteresis							mV		
UNDERVOLTAGE LOCK	OUT (UVLO)								
UVLO Threshold	V <sub>SYSUVLO</sub>	V <sub>SYS</sub> falling, UVLO_F	[3:0] = 0xA	2.5	2.6	2.7	V		
O VEO TITOSTIOIO	*SYSUVLO	V <sub>SYS</sub> falling, UVLO_F	[3:0] = 0xF	2.75	2.85	2.95	] V		
UVLO Threshold Hysteresis	V <sub>SYSUVLO_HYS</sub>	UVLO_H[3:0] = 0x5		300		mV			
OVERVOLTAGE LOCKO	OVERVOLTAGE LOCKOUT (OVLO)								
OVLO Threshold	V <sub>SYSOVLO</sub>	V <sub>SYS</sub> rising	V <sub>SYS</sub> rising			6.00	V		
THERMAL MONITORS									
Overtemperature Lockout Threshold	T <sub>OTLO</sub>	T <sub>J</sub> rising			165		°C		
Thermal Alarm Temperature 1	T <sub>JAL1</sub>	T <sub>J</sub> rising			80		°C		
Thermal Alarm Temperature 2	T <sub>JAL2</sub>	T <sub>J</sub> rising	T <sub>J</sub> rising				°C		
Thermal Alarm Temperature Hysteresis				15		°C			
ENABLE INPUT (nEN)									
nEN Input Leakage	LENLIKO	0// 15.5//	T <sub>A</sub> = +25°C	-1	±0.001	+1	μA		
Current	I <sub>nEN_LKG</sub>		T <sub>A</sub> = +85°C		±0.01		μΛ		

### **Electrical Characteristics—Global Resources (continued)**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
nEN Input Falling Threshold	V <sub>TH_nEN_</sub> F	nEN falling		V <sub>SYS</sub> - 1.4	V <sub>SYS</sub> - 1.0		V
nEN Input Rising Threshold	V <sub>TH_nEN_</sub> F	nEN falling	nEN falling			V <sub>SYS</sub> - 0.6	V
Dahaunaa Tima	1	DBEN_nEN = 0			100		μs
Debounce Time	<sup>t</sup> DBNC_nEN	DBEN_nEN = 1			30		ms
Manual Reset Time	tupor	MRT_OTP = 0		14	16	20	s
ivialiual Neset Tillie	t <sub>MRST</sub>	MRT_OTP = 1		7	8	10.5	5
POWER HOLD INPUT (P	WR_HLD)						
PWR_HLD Input	I <sub>PWR_HLD_LKG</sub>	$V_{SYS} = V_{IO} = 5.5V$ , $V_{PWR\ HLD} = 0V$ ,	T <sub>A</sub> = +25°C	-1	±0.001	+1	μΑ
Leakage Current	PWR_HLD_LKG	and 5.5V	T <sub>A</sub> = +85°C		±0.01		μ, τ
PWR_HLD Input Voltage Low	V <sub>IL</sub>	V <sub>IO</sub> = 1.8V				0.3 x V <sub>IO</sub>	V
PWR_HLD Input Voltage High	V <sub>IH</sub>	V <sub>IO</sub> = 1.8V	V <sub>IO</sub> = 1.8V				V
PWR_HLD Input Hysteresis	V <sub>HYS</sub>	V <sub>IO</sub> = 1.8V	V <sub>IO</sub> = 1.8V				mV
PWR_HLD Glitch Filter	tpwr_hld_gf	Both rising and falling		100		μs	
PWR_HLD Wait Time	tpwr_hld_wait		Maximum time for PWR_HLD input to assert after nRST deasserts during the power-up sequence		4.0	5.0	S
OPEN-DRAIN INTERRU	PT OUTPUT (nIRQ	2)					,
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Falling Edge Time	t <sub>f_nIRQ</sub>	C <sub>IRQ</sub> = 25pF			2		ns
Lackage Current		V <sub>SYS</sub> = V <sub>IO</sub> = 5.5V, nIRQ set to be high	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	I <sub>nIRQ_LKG</sub>	impedance (i.e., no interrupts), VnIRQ = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μΑ
OPEN-DRAIN RESET OU	JTPUT (nRST)						
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Falling Edge Time	t <sub>f_nRST</sub>	C <sub>RST</sub> = 25pF			2		ns
nRST Deassert Delay Time	<sup>t</sup> RSTODD	See Figure 5 and Figure 7 for more information			5.12		ms
nRST Assert Delay Time	t <sub>RSTOAD</sub>	See Figure 5 for more	See Figure 5 for more information		10.24		ms
		V <sub>SYS</sub> = V <sub>IO</sub> = 5.5V, nRST set to be high	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	I <sub>nRST_LKG</sub>	impedance (i.e., not reset), V <sub>nRST</sub> = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μΑ

#### **Electrical Characteristics—Global Resources (continued)**

 $(V_{SYS} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range  $(T_A = -40$ °C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
GENERAL-PURPOSE IN	PUT/OUTPUT (G	PIO)		'			
Input Voltage Low	V <sub>IL</sub>	V <sub>IO</sub> = 1.8V				0.3 x V <sub>IO</sub>	V
Input Voltage High	$V_{IH}$	V <sub>IO</sub> = 1.8V		0.7 x V <sub>IO</sub>			V
		DIR = 1, $V_{IO}$ = 5.5 $V$ ,	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Input Leakage Current	I <sub>GPI_LKG</sub>	V <sub>GPIO</sub> = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA	I <sub>SOURCE</sub> = 1mA				V
Input Debounce Time	t <sub>DBNC_GPI</sub>	DBEN_GPI = 1	DBEN_GPI = 1		30		ms
Output Falling Edge Time	t <sub>f_</sub> GPIO	C <sub>GPIO</sub> = 25pF	C <sub>GPIO</sub> = 25pF		3		ns
Output Rising Edge Time	t <sub>r_</sub> GPIO	C <sub>GPIO</sub> = 25pF	C <sub>GPIO</sub> = 25pF		3		ns
FLEXIBLE POWER SEQ	UENCER						
Power-Up Event Periods	t <sub>EN</sub>	See Figure 6			1.28		ms
Power-Down Event Periods	t <sub>DIS</sub>	See Figure 6			2.56		ms

#### **Electrical Characteristics—Smart Power Selector Charger**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC INPUT						
CHGIN Valid Voltage Range	V <sub>CHGIN</sub>	Initial CHGIN voltage before enabling charging	4.10		7.25	V
CHGIN Standoff Voltage Range	V <sub>STANDOFF</sub>	DC rising		28		V
CHGIN Overvoltage Threshold	V <sub>CHGIN_OVP</sub>	DC rising	7.25	7.50	7.75	V
CHGIN Overvoltage Hysteresis				100		mV
CHGIN Undervoltage Lockout	V <sub>CHGIN_UVLO</sub>	DC rising	3.9	4.0	4.1	V
CHGIN Undervoltage Lockout Hysteresis				500		mV
Input Current Limit Range	I <sub>CHGIN-LIM</sub>	V <sub>SYS</sub> = V <sub>SYS-REG</sub> - 100mV, programmable in 95mA steps	95		475	mA

### **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Current Limit Accuracy		I <sub>CHGIN-LIM</sub> = 95mA, V <sub>SYS</sub> = V <sub>SYS-REG</sub> - 100mV	90	95	100	mA
Minimum Input Voltage Regulation Range	V <sub>CHGIN-MIN</sub>	V <sub>CHGIN</sub> falling due to loading conditions and/or high-impedance charge source, programmable in 100mV increments with VCHGIN_MIN[2:0].	4.0		4.7	V
Minimum Input Voltage Regulation Accuracy		V <sub>CHGIN-MIN</sub> = 4.5V (VCHGIN_MIN[2:0] = 0b101), I <sub>CHGIN</sub> reduced by 10%	4.32	4.50	4.68	V
Charger Input Debounce Timer	t <sub>CHGIN-DB</sub>	V <sub>CHGIN</sub> = 5V, time before CHGIN is allowed to deliver current to SYS or BATT	100	120	140	ms
SUPPLY AND QUIESCEN	IT CURRENTS					
BATT Bias Current	I <sub>BATT-BIAS</sub>	V <sub>CHGIN</sub> = 5V, charger is not in USB suspend (USBS = 0), charging is finished (CHG_DTLS indicate done), I <sub>SYS</sub> = 0mA		5		μА
CHGIN Supply Current	ICHGIN	V <sub>CHGIN</sub> = 5V, charger is not in USB suspend (USBS = 0), Charging is finished (CHG_DTLS indicate done), I <sub>SYS</sub> = 0mA		1.0	1.8	mA
,		V <sub>CHGIN</sub> = 0V to 1V, V <sub>BATT</sub> = 3.3V, I <sub>SYS</sub> = 0A			50	μА
CHGIN Suspend Supply Current	I <sub>CHGIN</sub>	V <sub>CHGIN</sub> = 5V, charger in USB suspend (USBS = 1)			50	μА
PREQUALIFICATIONS						
Charge Current Soft-Start Slew Time		Zero to full scale		1		ms
Input Current Soft-Start Slew Time		Zero to full scale		1		ms
Prequalification Voltage Threshold Range	$V_{PQ}$	Charger is in prequalification mode when $V_{BATT} < V_{PQ}$ , this threshold has 100mV of hysteresis, programmable in 100mV steps with CHG_PQ[2:0]	2.3		3.0	V
Prequalification Voltage Threshold Accuracy		V <sub>PQ</sub> = 3.0V	-3		+3	%
Prequalification Mode	le -	V <sub>BATT</sub> = 2.5V, V <sub>PQ</sub> = 3.0V, expressed as a percentage of I <sub>FAST-CHG</sub> , I_PQ = 0		10		0/2
Charge Current	I <sub>PQ</sub>	V <sub>BATT</sub> = 2.5V, V <sub>PQ</sub> = 3.0V, expressed as a percentage of I <sub>FAST-CHG</sub> , I_PQ = 1	s a 20		- %	
Prequalification Safety Timer	t <sub>PQ</sub>	V <sub>BATT</sub> < V <sub>PQ</sub> = 3.0V	27	30	33	minutes

### **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
FAST CHARGE							
Fast-Charge Voltage Range	V <sub>FAST-CHG</sub>	I <sub>BATT</sub> = 0mA, programmable in 25mV steps with CHG_CV[5:0]	3.6		4.6	V	
Fast-Charge Voltage		I <sub>BATT</sub> = 0mA, V <sub>FAST-CHG</sub> = 4.3V, V <sub>SYS</sub> = 4.5V, T <sub>A</sub> = +25°C	-0.5	±0.15	+0.5	- %	
Accuracy		$I_{BATT}$ = 0mA, $V_{FAST-CHG}$ = 3.6V to 4.6V, $V_{SYS}$ = 4.8V			1.0	70	
Fast-Charge Current Range	I <sub>FAST-CHG</sub>	Programmable in 7.5mA steps with CHG_CC[5:0]	7.5		300	mA	
Fast-Charge Current		I <sub>FAST-CHG</sub> = 15mA, T <sub>A</sub> = 25°C, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-1.5		+1.5	- %	
Accuracy		I <sub>FAST-CHG</sub> = 300mA, T <sub>A</sub> = 25°C, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-1.5		+1.5	70	
Fast-Charge Current Accuracy over Temperature		Across all current settings, V <sub>BATT</sub> = V <sub>FAST-</sub> CHG - 300mV	-10		+10	%	
Fast-Charge Safety Timer Range	t <sub>FC</sub>	Programmable in 2 hour increments or disabled with T_FAST_CHG[1:0], from prequal done to timer fault	3		7	hours	
Fast-Charge Safety Timer Accuracy		t <sub>FC</sub> = 3 hours	-10		+10	%	
Fast-Charge Safety Timer Suspend Threshold		Fast-charge CC mode, loading conditions and/or a weak charging source caused charge current to drop below this threshold, expressed as a percentage of I <sub>FAST-CHG</sub>		20		%	
Junction Temperature Regulation Setting Range	T <sub>J-REG</sub>	Programmable in 10°C steps with TJ_REG[2:0]	60		100	°C	
Junction Temperature Regulation Loop Gain	G <sub>TJ-REG</sub>	Rate at which I <sub>FAST-CHG</sub> /I <sub>PQ</sub> is reduced to maintain T <sub>J-REG</sub> , expressed a percentage of I <sub>FAST-CHG</sub> /I <sub>PQ</sub> per degree centigrade rise		-5.4		%/°C	
TERMINATION AND TO	POFF						
		I_TERM = 0b00 (expressed as a percentage of IFAST-CHG)		5			
End-of-Charge	lee	I_TERM = 0b01 (expressed as a percentage of I <sub>FAST-CHG</sub> )		7.5		<u></u> %	
Termination Current	Current ITERM I	I_TERM = 0b10 (expressed as a percentage of IFAST-CHG)		10		70	
		I_TERM = 0b11 (expressed as a percentage of IFAST-CHG)		15			

### **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
End-of-Charge Termina-		I <sub>FAST-CHG</sub> = 15mA, I <sub>TERM</sub> = 1.5mA (10% of I <sub>FAST-CHG</sub> ), T <sub>A</sub> = +25°C	1.35	1.5	1.65	- mA
tion Current Accuracy		I <sub>FAST-CHG</sub> = 300mA, I <sub>TERM</sub> = 30mA (10% of I <sub>FAST-CHG</sub> ), T <sub>A</sub> = +25°C	27	30	33	IIIA
Top-Off Timer Range	t <sub>TO</sub>	I <sub>BATT</sub> < I <sub>TERM</sub> , programmable in 5 minute steps with T_TOPOFF[2:0]	0		35	minutes
Top-Off Timer Accuracy		t <sub>TO</sub> = 10 minutes	-10		+10	%
Charge Restart Threshold	V <sub>RESTART</sub>	CHG = 0 (charging done), charging resumes when V <sub>BATT</sub> < V <sub>FAST-CHG</sub> - V <sub>RE-START</sub>	65	150		mV
DEVICE ON-RESISTANC	E AND LEAKAG	E				
BATT to SYS On-Resistance		V <sub>BATT</sub> = 3.7V, I <sub>BATT</sub> = 300mA, V <sub>CHGIN</sub> = 0V, battery is discharging to SYS		100		mΩ
Charger FET Leakage Current		$V_{SYS}$ = 4.5V, $V_{BATT}$ = 0V, $T_A$ = 25°C, charger disabled		0.1	1.0	- μΑ
		$V_{SYS}$ = 4.5V, $V_{BATT}$ = 0V, $T_A$ = 85°C, charger disabled		1		μΛ
CHGIN to SYS On-Resistance		V <sub>CHGIN</sub> = 4.65V		600		mΩ
Input FET Leakage		V <sub>CHGIN</sub> = 0V, V <sub>SYS</sub> = 4.2V, T <sub>A</sub> = +25°C, body-switched diode reverse biased		0.1	1.0	μA
Current		V <sub>CHGIN</sub> = 0V, V <sub>SYS</sub> = 4.2V, T <sub>A</sub> = +85°C, body-switched diode is reverse biased		1		μΑ
SYSTEM NODE						
System Voltage Regulation Range	V <sub>SYS-REG</sub>	Programmable in 25mV steps with VSYS_ REG[4:0]	4.1		4.8	V
System Voltage		V <sub>SYS-REG</sub> = 4.5V, I <sub>SYS</sub> = 1mA, T <sub>A</sub> = +25°C	4.41	4.50	4.59	
Regulation Accuracy	$V_{SYS}$	$V_{SYS-REG}$ = 4.5V, $I_{SYS}$ = 1mA, $T_A$ = -40°C to +85°C	4.365	4.500	4.635	V
Minimum System Voltage Regulation Loop Setpoint	V <sub>SYS-MIN</sub>	V <sub>CHGIN</sub> = 5V, V <sub>SYS-REG</sub> = 4.5V, V <sub>SYS</sub> < V <sub>SYS-REG</sub> due to I <sub>CHGIN</sub> = I <sub>CHGIN-LIM</sub> (input in current-limit), battery charging, I <sub>BATT</sub> reduced to 50% of I <sub>FAST-CHG</sub> (minimum system voltage regulation active)	4.34	4.4	4.45	V
Supplement Mode System Voltage Regulation		I <sub>SYS</sub> = 150mA		V <sub>BATT</sub> - 0.15V		V

#### **Electrical Characteristics—Adjustable Thermistor Temperature Monitors**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JEITA TEMPERATURE	MONITORS					
TBIAS Voltage	V <sub>TBIAS</sub>	THM_EN = 1, V <sub>CHGIN</sub> = 5V		1.25		V
JEITA Cold Threshold Range	V <sub>COLD</sub>	Voltage rising threshold, programmable with THM_COLD[1:0] in 5°C increments when using an NTC $\beta$ = 3380K	0.867		1.024	V
JEITA Cool Threshold Range	V <sub>COOL</sub>	Voltage rising threshold, programmable with THM_COOL[1:0] in 5°C increments when using an NTC β = 3380K	0.747		0.923	V
JEITA Warm Threshold Range	V <sub>WARM</sub>	Voltage falling threshold, programmable with THM_WARM[1:0] in 5°C increments when using an NTC β = 3380K	0.367		0.511	V
JEITA Hot Threshold Range	V <sub>HOT</sub>	Voltage falling threshold, programmable with THM_HOT[1:0] in 5°C increments when using an NTC β = 3380K	0.291		0.411	V
Temperature Threshold Accuracy		Voltage threshold accuracy expressed as temperature for an NTC $\beta$ = 3380K		±3		°C
Temperature Threshold Hysteresis		Temperature hysteresis set on each voltage threshold for an NTC $\beta$ = 3380K		3		°C
JEITA Modified Fast- Charge Voltage Range	V <sub>FAST-CHG</sub> _ JEITA	I <sub>BATT</sub> = 0mA, programmable in 25mV steps, battery is either cool or warm	3.6		4.6	V
JEITA Modified Fast- Charge Current Range	IFAST-CHG_JEI- TA	Programmable in 7.5mA steps, battery is either cool or warm	7.5		300	mA

### **Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
ANALOG MULTIPLEXER	AND POWER MO	ONITOR AFES						
Full-Scale Voltage	V <sub>FS</sub>			1.25		V		
SYS Voltage Monitor Gain	G <sub>VSYS</sub>	V <sub>FS</sub> corresponds to maximum V <sub>SYS-REG</sub> setting	- U.ZD			V/V		
CHGIN POWER	CHGIN POWER							
CHGIN Current Monitor Gain	G <sub>ICHGIN</sub>	V <sub>FS</sub> corresponds to maximum I <sub>CHGIN-LIM</sub> setting	onds to maximum I <sub>CHGIN-LIM</sub> 2.632			V/A		
CHGIN Voltage Monitor Gain	G <sub>VCHGIN</sub>	V <sub>FS</sub> corresponds to V <sub>CHGIN_OVP</sub>		0.167		V/V		
BATT MONITOR								
Battery Charge Current Monitor Gain	G <sub>IBATT-CHG</sub>	V <sub>FS</sub> corresponds to 100% of I <sub>FAST-CHG</sub> setting (CHG_CC[5:0])		12.5		mV/%		

### **Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Charge Current Monitor		I <sub>FAST-CHG</sub> = 15mA, T V <sub>FAST-CHG</sub> - 300mV	<sub>A</sub> = 25°C, V <sub>BATT</sub> =	-3.5		+3.5	%
Accuracy		I <sub>FAST-CHG</sub> = 300mA, V <sub>FAST-CHG</sub> - 300mV	T <sub>A</sub> = +25°C, V <sub>BATT</sub> =	-3.5		+3.5	70
Charge Current Monitor Accuracy over Temperature		Across all current set	tings, V <sub>BATT</sub> = V <sub>FAST</sub>	-10		+10	%
Battery Discharge Monitor Full-Scale Current Range	I <sub>DISCHG-SCALE</sub>	Programmable with IN SCALE[3:0]	Programmable with IMON_DISCHG_ SCALE[3:0]			300	mA
Battery Discharge Current Monitor Accuracy		15mA to 300mA battery discharge current, IDISCHG-SCALE = 300mA		-15		+15	%
Battery Discharge Current Monitor Offset		I <sub>BATT</sub> = 0mA		-0.5		+0.65	mA
Battery Voltage Monitor Gain	G <sub>VBATT</sub>	V <sub>FS</sub> corresponds to n setting	naximum V <sub>FAST-CHG</sub>		0.272		V/V
ANALOG MULTIPLEXER	2						
Channel Switching Time					0.3		μs
Off Laskage Current		V <sub>AMUX</sub> = 0V, AMUX	T <sub>A</sub> = +25°C		1	500	nA
Off Leakage Current		is high impedance	T <sub>A</sub> = +85°C		1		μA
THM AND TBIAS							
THM Voltage Monitor Gain	G <sub>VTHM</sub>				1		V/V
TBIAS Voltage Monitor Gain	G <sub>VTBIAS</sub>				1		V/V

#### **Electrical Characteristics—SIMO Buck-Boost**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBX} = 10\mu F, L = 1.5\mu H$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS	
OUTPUT VOLTAGE RAN	IGE (SBB0)				-			
Minimum Output Voltage					0.8		V	
Maximum Output Voltage					2.375		V	
Output DAC Bits					6		bits	
Output DAC LSB Size					25		mV	
OUTPUT VOLTAGE RAN	IGE (SBB1)							
Minimum Output		MAX77650			8.0		V	
Voltage		MAX77651			2.4		V	
Maximum Output		MAX77650			1.5875		V	
Voltage		MAX77651			5.25		V	
Output DAC Bits					6		bits	
Output DAC LSB Size		MAX77650			12.5		mV	
Output B/10 LOB 0120		MAX77651			50		1111	
OUTPUT VOLTAGE RAN	IGE (SBB2)							
Minimum Output		MAX77650			8.0		V	
Voltage		MAX77651			2.4			
Maximum Output		MAX77650			3.95		V	
Voltage		MAX77651			5.25			
Output DAC Bits					6		bits	
Output DAC LSB Size					50		mV	
OUTPUT VOLTAGE ACC	URACY							
Output Voltage		V <sub>SBBx</sub> falling, threshold where LXA switches high. Speci-	T <sub>A</sub> = +25°C	-2.5		+2.5	- 0/	
Accuracy	Accuracy fi	fied as a percentage of target output volt- age (Note 3)	T <sub>A</sub> = -40°C to +85°C	-4.0		+4.0	%	
TIMING CHARACTERIS	гісѕ							
Enable Delay		enable signal to when	Delay time from the SIMO receiving its first enable signal to when it begins to switch in order to service that output.		60		μs	
Soft-Start Slew Rate	dV/dt <sub>SS</sub>			3.3	5.0	6.6	mV/μs	

### **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu F, L = 1.5\mu H, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
POWER STAGE CHARA	CTERISTICS						
LXA Leakage Current		SBB0, SBB1, SBB2 are disabled,	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0	μA
LAA Leakage Current		$V_{IN\_SBB} = 5.5V,$ $V_{LXA} = 0V, \text{ or } 5.5V$	T <sub>A</sub> = +85°C		±1.0		μΑ
LXB Leakage Current		SBB0, SBB1, SBB2 are disabled, V <sub>IN</sub> _ SBB = 5.5V, V <sub>LXA</sub> =	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0	
	$SBB = 5.5V$ , $VLXA = 0V$ or 5.5V, all $V_{SBBX} = 5.5V$	T <sub>A</sub> = +85°C		±1.0		μA	
		V <sub>IN_SBB</sub> = 5.5V,	T <sub>A</sub> = +25°C		+0.01	+1.0	
BST Leakage Current		V <sub>LXB</sub> = 5.5V, V <sub>BST</sub> = 11V	T <sub>A</sub> = +85°C		+0.1		μA
Disabled Output		SBB0, SBB1, SBB2 are disabled, active- discharge disabled (ADE SBBx = 0),	T <sub>A</sub> = +25°C		+0.1	+1.0	
Leakage Current	•	V <sub>SBBx</sub> = 5.5V, V <sub>LXB</sub> = 0V, V <sub>SYS</sub> = V <sub>IN_SBB</sub> = V <sub>BST</sub> = 5.5V	T <sub>A</sub> = +85°C		+0.2		- μΑ
Active Discharge Impedance	R <sub>AD_SBBx</sub>	SBB0, SBB1, SBB2 ar discharge enabled (AD		80	140	260	Ω
CONTROL SCHEME							
		IP_SBBx = 0b11		0.414	0.500	0.586	
Peak Current Limit	la can	IP_SBBx = 0b10		0.589	0.707	0.806	A
(Note 4)	IP_SBB IP_SBBx =	IP_SBBx = 0b01		0.713	0.866	0.947	
		IP_SBBx = 0b00		0.892	1.000	1.108	

Note 3: Measured in an open-loop test that determines the output voltage falling threshold where LXA switches high.

Note 4: Typical values align with bench observations using the stated conditions. Minimum and maximum values are tested in production with DC currents. See the <u>Typical Operating Characteristics</u> SIMO switching waveforms to gain more insight on this specification.

#### **Electrical Characteristics—LDO**

 $(V_{SYS} = 3.7 \text{V}, V_{IN\_LDO} = 2.05 \text{V}, V_{LDO} = 1.85 \text{V}, C_{LDO} = 10 \mu\text{F}, \text{ limits are } 100\% \text{ production tested at } T_A = +25 ^{\circ}\text{C}, \text{ limits over the operating temperature range} \text{ } (T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}) \text{ are guaranteed by design and characterization, unless otherwise noted.)}$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS						
Input Voltage	V <sub>IN_LDO</sub>	IN_LDO cannot exc (Note 5)	ceed SYS voltage	1.8		5.5	V
LDO Shutdown Current	I <sub>IN_LDO</sub>	Current measured i output disabled (No			0.1	1	μA
LDO Quiescent Supply Current (Note 6)  Maximum Output	luusa	Current measured	LDO output enabled and in regulation, V <sub>IN_LDO</sub> = 2.05V, V <sub>LDO</sub> = 1.85V		1.7	5.15	114
	'IN_LDO	into IN_LDO, I <sub>LDO</sub> = 0mA	LDO output enabled and in dropout, V <sub>IN</sub> _ LDO = 1.8V, V <sub>LDO</sub> target is 1.85V		2.3		- μΑ
Maximum Output Current	I <sub>OUT</sub>						mA
Current Limit		V <sub>LDO</sub> externally for	ced to 1.3V	165	255	375	mA
OUTPUT VOLTAGE RAN	IGE						
Output Voltage Range		Programmable with 12.5mV steps	TV_LDO[6:0] in	1.3500		2.9375	V
Output DAC Bits					7		bits
Output DAC LSB Size					12.5		mV
STATIC CHARACTERIST	rics						
Initial Output Voltage Accuracy		I <sub>LDO</sub> = 75mA, T <sub>A</sub> =	+25°C	-2.5		+2.5	%
Output Voltage Accuracy		V <sub>IN LDO</sub> = 1.8V to \$	from 1.35V to 2.9375V, 5.5V, LDO not in drop- 150mA, T <sub>A</sub> = -5°C to	-3		+3	%
Output Noise		f = 10Hz to 100kHz, I <sub>OUT</sub> = 15mA, V <sub>SYS</sub> =	Main bias circuits are in normal-power mode (SBIA_LPM = 0)	550			μV <sub>RMS</sub>
		3.7V, V <sub>IN_LDO</sub> = 2.05V, V <sub>LDO</sub> = 1.85V	Main bias circuits are in low-power mode (SBIA_LPM = 1)		800		

#### **Electrical Characteristics—LDO (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 2.05V, V_{LDO} = 1.85V, C_{LDO} = 10\mu F$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERIST	rics						
Enable Delay		T <sub>A</sub> = +25°C			0.6	1.25	ms
Soft-Start Slew Rate	dV/dt <sub>SS</sub>	$V_{LDO}$ from 10% to 9 $T_A = +25$ °C	0% of final value.	0.5	1.25	2.50	mV/μs
POWER STAGE CHARA	CTERISTICS						
Dropout Voltage	V <sub>LDO_DO</sub>	V <sub>SYS</sub> = 3.7V, 1.85V programmed output voltage (TV_LDO[6:0] = 0x20), V <sub>IN_LDO</sub> = 1.8V, I <sub>LDO</sub> = 150mA (Note 5)			90	180	mV
Active-Discharge Impedance	R <sub>AD_LDO</sub>	Regulator disabled, active discharge enabled (ADE_LDO = 1)		50	100	200	Ω
		Regulator disabled, active discharge disabled (ADE	T <sub>A</sub> = +25°C (Note 7)		+0.1	+1.0	
Disabled Output Leakage Current		LDO = 0), V <sub>SYS</sub> = V <sub>IN_LDO</sub> = 5.5V, V <sub>LDO</sub> = 5.5V and 0V	T <sub>A</sub> = +85°C		+1.0		μA
	1	V <sub>SYS</sub> = 3.7V, 1.85V programmed output voltage	T <sub>A</sub> = +25°C		0.6	0.9	
Dropout On-Resistance	R <sub>DSON</sub>	R <sub>DSON</sub> (TV_LDO[6:0] = 0x20) V <sub>IN</sub> LDO =	T <sub>A</sub> = +85°C			1.2	Ω

- Note 5: Dropout is the condition where the input voltage is in its valid input range but the output cannot be properly regulated because the input voltage is not sufficiently higher than the output voltage. The dropout voltage is the difference between the input voltage and the output voltage when the regulator is in dropout. The dropout on-resistance is the resistance of the power MOSFET between the input and the output when the regulator is in dropout. Generally speaking, applications should avoid dropout by having sufficient input voltage. A dropout detection interrupt is available (DOD\_R; see the *Programmer's Guide* for more information). For example, applications with the output voltage target of 1.85V and the maximum load current is 80mA (ILDO\_MAX), has a dropout voltage of 96mV (V<sub>LDO\_DO</sub> = ILDO\_MAX x RDSON\_LDO = 80mA x 1.2Ω = 96mV). To avoid dropout, the input voltage should be 1.95V (V<sub>IN LDO</sub> = V<sub>LDO</sub> + V<sub>LDO DO</sub>).
- Note 6: Guaranteed by design and characterization but not directly production tested. Production test coverage is provided by the shutdown supply current and quiescent supply current specification in the *Electrical Characteristics—Top Level* table.
- **Note 7:** Guaranteed by design and characterization but not directly production tested. The ability to disconnect the active discharge resistance is functionally checked in a production test.

### **Electrical Characteristics—Current Sinks**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDIT	TIONS	MIN	TYP	MAX	UNITS	
GENERAL CHARACTER	STICS		,					
Current Sink Quiescent Current	IQ	Change in supply curre channel is enabled and V <sub>LEDx</sub> = 0.2V			6	12	μА	
Current Sink Leakage		All current sink drivers combined,	T <sub>A</sub> = +25°C		+0.1	+1.0		
Current Sink Leakage		outputs disabled, V <sub>LEDx</sub> = 5.5V	T <sub>A</sub> = +85°C		+1.0		μΑ	
3.2mA CURRENT SINK R	ANGE (LED_FS)	([1:0] = 0b01, VLEDx =	0.2V)					
Minimum Sink Current		BRT_LEDx[4:0] = 0b00	0000		0.1		mA	
Maximum Sink Current		BRT_LEDx[4:0] = 0b11	1111		3.2		mA	
Current Sink DAC Bits					5		bits	
Current Sink DAC LSB					0.1		mA	
Current Sink Accuracy		T <sub>A</sub> = +25°C		3.10	3.20	3.25	mA	
Current Sink Accuracy		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		3.03	3.20	3.36	IIIA	
Dropout Voltage	V <sub>DO</sub>	BRT_LEDx[4:0] = 0b11	1111, I <sub>LEDx</sub> = 2.9mA		35	70	mV	
6.4mA CURRENT SINK R	ANGE (LED_FS)	([1:0] = 0b10, VLEDx =	0.2V)					
Minimum Sink Current		BRT_LEDx[4:0] = 0b00	0000		0.2		mA	
Maximum Sink Current		BRT_LEDx[4:0] = 0b11	1111		6.4		mA	
Current Sink DAC Bits					5		bits	
Current Sink DAC LSB					0.2		mA	
Current Sink Accuracy		T <sub>A</sub> = +25°C		6.30	6.40	6.50	mA	
Current Sink Accuracy		T <sub>A</sub> = -40°C to +85°C		6.06	6.40	6.72	IIIA	
Dropout Voltage	V <sub>DO</sub>	LED_FSx[1:0] = 0b11, 0b11111, I <sub>LEDx</sub> = 5.75r			35	70	mV	
12.8mA CURRENT SINK	RANGE (LED_FS	Sx[1:0] = 0b11, VLEDx =	= 0.2V)					
Minimum Sink Current		BRT_LEDx[4:0] = 0b00	0000		0.4		mA	
Maximum Sink Current		BRT_LEDx[4:0] = 0b11	1111		12.8		mA	
Current Sink DAC Bits					5		bits	
Current Sink DAC LSB					0.4		mA	
Current Sink Assurass		T <sub>A</sub> = +25°C		12.6	12.8	13.0	m A	
Current Sink Accuracy	Current Sink Accuracy			12.16	12.80	13.44	mA mA	
Dropout Voltage	V <sub>DO</sub>	BRT_LEDx[4:0] = 0b11	1111, I <sub>LEDX</sub> = 11.5mA		35	70	mV	
TIMING CHARACTERIST	ICS							
Root Clock Frequency				25.6	32.0	38.4	Hz	

#### **Electrical Characteristics—Current Sinks (continued)**

 $(V_{SYS} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range  $(T_A = -40$ °C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTI	CS/BLINK PERIO	DD SETTINGS				
Minimum Blink Period				0.5		s
Willimani Bilik Fenod				16		clocks
Maximum Blink Period				8		s
				256		clocks
Blink Period LSB				0.5		s
DIIIIK PEHOU LOD				16		clocks
TIMING CHARACTERISTI	CS/BLINK DUTY	CYCLE				
Minimum Blink Duty Cycle		D_LEDx[3:0] = 0b0000		6.25		%
Maximum Blink Duty Cycle		D_LEDx[3:0] = 0b1111		100		%
Blink Duty Cycle LSB				6.25		%

#### Electrical Characteristics—I<sup>2</sup>C Serial Interface

 $(V_{SYS} = 3.7V, V_{IO} = 1.8V, \text{ limits are } 100\% \text{ production tested at } T_A = +25^{\circ}C, \text{ limits over the operating temperature range } (T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ are guaranteed by design and characterization, unless otherwise noted.)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY			1			1
V <sub>IO</sub> Voltage Range	V <sub>IO</sub>		1.7	1.8	3.6	V
V <sub>IO</sub> Bias Current		$V_{IO}$ = 3.6V, $V_{SDA}$ = $V_{SCL}$ = 0V or 3.6V, $T_A$ = +25°C	-1	0	+1	μA
		V <sub>IO</sub> = 1.7V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 1.7V	-1	0	+1	
SDA AND SCL I/O STAG	E					
SCL, SDA Input High Voltage	V <sub>IH</sub>	V <sub>IO</sub> = 1.7V to 3.6V	0.7 x V <sub>IO</sub>			V
SCL, SDA Input Low Voltage	V <sub>IL</sub>	V <sub>IO</sub> = 1.7V to 3.6V			0.3 x V <sub>IO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>			0.05 x V <sub>IO</sub>		V
SCL, SDA Input Leakage Current	II	$V_{IO}$ = 3.6V, $V_{SCL}$ = $V_{SDA}$ = 0V and 3.6V	-10		+10	μА
SDA Output Low Voltage	V <sub>OL</sub>	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	CI			10		pF
Output Fall Time from V <sub>IH</sub> to V <sub>IL</sub> (Note 2)	t <sub>OF</sub>				120	ns

### **Electrical Characteristics—I<sup>2</sup>C (continued)**

 $(V_{SYS} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (S	TANDARD, FAST AND FAST MODE PLUS) (	Note 8)			
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Hold Time (REPEATED) START Condition	<sup>t</sup> HD;STA		0.26			μs
SCL Low Period	t <sub>LOW</sub>		0.5			μs
SCL High Period	t <sub>HIGH</sub>		0.26			μs
Setup Time REPEATED START Condition	tsu_sta		0.26			μs
Data Hold Time	thd_dat		0			μs
Data Setup Time	tsu_dat		50			ns
Setup Time for STOP Condition	tsu_sto		0.26			μs
Bus Free Time between STOP and START Condition	<sup>t</sup> BUF		0.5			μs
Pulse Width of Sup- pressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (H	IGH-SPEED MODE, C <sub>B</sub> = 100pF) (Note 8)				
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
SCL Low Period	t <sub>LOW</sub>		160			ns
SCL High Period	tHIGH		60			ns
Data Setup Time	tsu_dat		10			ns
Data Hold Time	t <sub>HD_DAT</sub>		0		70	ns
SCL Rise Time	$t_{rCL}$	T <sub>A</sub> = +25°C	10		40	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	<sup>t</sup> rCL1	T <sub>A</sub> = +25°C	10		80	ns
SCL Fall Time	t <sub>fCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
SDA Rise Time	t <sub>rDA</sub>	T <sub>A</sub> = +25°C	10		80	ns
SDA Fall Time	t <sub>fDA</sub>	T <sub>A</sub> = +25°C	10		80	ns
Setup Time for STOP Condition	tsu_sto		160			ns
Bus Capacitance	C <sub>B</sub>				100	pF
Pulse Width of Sup- pressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns

### Electrical Characteristics—I<sup>2</sup>C (continued)


 $(V_{SYS} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
I <sup>2</sup> C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, C <sub>B</sub> = 400pF) (Note 8)							
Clock Frequency	f <sub>SCL</sub>				1.7	MHz	
Setup Time REPEATED START Condition	<sup>t</sup> SU_STA		160			ns	
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_STA		160			ns	
SCL Low Period	$t_{LOW}$		320			ns	
SCL High Period	tHIGH		120			ns	
Data Setup Time	t <sub>SU_DAT</sub>		10			ns	
Data Hold Time	t <sub>HD_DAT</sub>		0		150	ns	
SCL Rise Time	t <sub>RCL</sub>	T <sub>A</sub> = +25°C	20		80	ns	
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	<sup>t</sup> RCL1	T <sub>A</sub> = +25°C	20		80	ns	
SCL Fall Time	t <sub>FCL</sub>	T <sub>A</sub> = +25°C	20		80	ns	
SDA Rise Time	t <sub>RDA</sub>	T <sub>A</sub> = +25°C	20		160	ns	
SDA Fall Time	t <sub>FDA</sub>	T <sub>A</sub> = +25°C	20		160	ns	
Setup Time for STOP Condition	tsu_sto		160			ns	
Bus Capacitance	C <sub>B</sub>				400	pF	
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns	


Note 8: Design guidance only. Not production tested.


#### **Typical Operating Characteristics**


(Typical Application Circuit, V<sub>CHGIN</sub> = 0V, V<sub>SYS</sub> = V<sub>IN</sub> SBB = 3.7V, V<sub>BATT</sub> = 3.7V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted.)





















#### **Typical Operating Characteristics (continued)**


 $\frac{(\textit{Typical Application Circuit}, \ V_{CHGIN} = 0V, \ V_{SYS} = V_{IN\_SBB} = 3.7V, \ V_{BATT} = 3.7V, \ V_{IO} = 1.8V, \ L = 2.2\mu F \ (TOKO \ DFE201210S-2R2M, 127m\Omega, 2.0mm x 1.2mm x 1.0mm), \ T_A = +25^{\circ}C, \ unless \ otherwise \ noted.)$ 





















#### **Typical Operating Characteristics (continued)**


 $\frac{(\textit{Typical Application Circuit}, \, V_{CHGIN} = 0V, \, V_{SYS} = V_{IN\_SBB} = 3.7V, \, V_{BATT} = 3.7V, \, V_{IO} = 1.8V, \, L = 2.2 \mu F \, (TOKO \, DFE201210S-2R2M, \, 127m\Omega, \, 2.0mm \, x \, 1.2mm \, x \, 1.0mm), \, T_A = +25 ^{\circ}C, \, unless \, otherwise \, noted.)$ 














SBB2 LOAD REGULATION






#### **Typical Operating Characteristics (continued)**

 $\frac{(\textit{Typical Application Circuit}, \ V_{CHGIN} = 0V, \ V_{SYS} = V_{IN\_SBB} = 3.7V, \ V_{BATT} = 3.7V, \ V_{IO} = 1.8V, \ L = 2.2\mu F \ (TOKO \ DFE201210S-2R2M, 127m\Omega, 2.0mm x 1.2mm x 1.0mm), \ T_A = +25^{\circ}C, \ unless \ otherwise \ noted.)$ 





10


OUTPUT CURRENT (mA)


100


1000


70

0.1













#### **Typical Operating Characteristics (continued)**


 $\begin{array}{l} (\textit{Typical Application Circuit}, \ V_{CHGIN} = 0 \text{V}, \ V_{SYS} = V_{IN\_SBB} = 3.7 \text{V}, \ V_{BATT} = 3.7 \text{V}, \ V_{IO} = 1.8 \text{V}, \ L = 2.2 \mu \text{F} \ (\text{TOKO DFE201210S-2R2M}, \ 127 \text{m}\Omega, \ 2.0 \text{mm} \ x \ 1.0 \text{mm}), \ T_A = +25 ^{\circ}\text{C}, \ unless \ otherwise \ noted.) \end{array}$ 


















#### **Typical Operating Characteristics (continued)**


 $(\textit{Typical Application Circuit}, V_{CHGIN} = 0V, V_{SYS} = V_{IN\_SBB} = 3.7V, V_{BATT} = 3.7V, V_{IO} = 1.8V, L = 1.5 \mu F, T_A = +25 ^{\circ}C, unless otherwise noted.)$ 





















### **Typical Operating Characteristics (continued)**


 $(\textit{Typical Application Circuit}, V_{CHGIN} = 0V, V_{SYS} = V_{IN\_SBB} = 3.7V, V_{BATT} = 3.7V, V_{IO} = 1.8V, L = 1.5 \mu F, T_A = +25 ^{\circ}C, unless otherwise noted.)$ 





















#### **Typical Operating Characteristics (continued)**


 $(\textit{Typical Application Circuit}, V_{CHGIN} = 0V, V_{SYS} = V_{IN\_SBB} = 3.7V, V_{BATT} = 3.7V, V_{IO} = 1.8V, L = 1.5 \mu F, T_A = +25 ^{\circ}C, unless otherwise noted.)$ 





















### **Typical Operating Characteristics (continued)**

(Typical Application Circuit,  $V_{CHGIN} = 0V$ ,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{BATT} = 3.7V$ ,  $V_{IO} = 1.8V$ ,  $L = 1.5\mu F$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)










### **Pin Configuration**



### **Bump Description**

PIN	NAME	FUNCTION	TYPE				
TOP LE	TOP LEVEL						
A2	nEN	Active-Low Enable Input. nEN supports push-button or slide-switch configurations. An external pullup resistor $(10k\Omega$ to $100k\Omega)$ to SYS is required.	digital input				
C2	nIRQ	Active-Low, Open-Drain Interrupt Output. Connect a $100k\Omega$ pullup resistor between nIRQ and a voltage equal to or less than $V_{SYS}$ .	digital output				
B2	nRST	Active-Low, Open-Drain Reset Output. Connect a $100k\Omega$ pullup resistor between nRST and a voltage equal to or less than $V_{SYS}$ .	digital output				
A1	PWR_HLD	Active-High Power Hold Input. Assert PWR_HLD to keep the on/off controller in its on through on/off controller state. If PWR_HLD is not needed, connect it to SYS and use the SFT_RST bits to power down the device.	digital input				
B1	GPIO	General-Purpose Input/Output. The GPIO I/O stage is internally biased with V <sub>IO</sub> .	digital I/O				
C4	V <sub>IO</sub>	I <sup>2</sup> C Interface and GPIO Driver Power	power input				
B4	SCL	I <sup>2</sup> C Clock	digital input				
A3	SDA	I <sup>2</sup> C Data	digital I/O				
C3	GND	Quiet Ground. Connect GND to PGND, LGND, and the low-impedance ground plane of the PCB.	ground				

### **Bump Description (continued)**

PIN	NAME	FUNCTION	TYPE			
CHARGER						
E1	CHGIN	Charger Input. Connect to a DC charging source. Bypass to GND with a 4.7µF ceramic capacitor.	power input			
E2	SYS	System Power Output. SYS provides power to the system resources as well as the control logic of the device. Connect SYS to IN_SBB and bypass to GND with a 22µF ceramic capacitor.	power output			
E3	BATT	Li+ Battery Connection. Connect to positive battery terminal. Bypass to GND with a 4.7μF ceramic capacitor.	power I/O			
D1	VL	Internal Charger 3V Logic Supply Powered from CHGIN. Bypass to GND with a $1\mu F$ ceramic capacitor. Do not load $V_L$ externally.	power			
D3	TBIAS	Thermistor Bias Supply. Connect a resistor equal to the NTC's room temperature resistance between TBIAS and THM. Do not load TBIAS with any other external circuitry.	analog			
D2	THM	Thermistor Monitor. Thermally couple an NTC to the battery and connect between THM and GND.	analog input			
C1	AMUX	Analog Multiplexer Output. Connect to system ADC to perform conversions on charger power signals.	analog outpu			
LDO	•					
B5	LDO	Linear Regulator Output	power output			
В6	IN_LDO	Linear Regulator Input	power input			
RGB LE	D DRIVER					
A6	LED0	Current Sink Port 0. LED0 is typically connected to the cathode of an LED and is capable of sinking up to 12.5mA. Connect to ground if unused.	power			
A5	LED1	Current Sink Port 1. LED1 is typically connected to the cathode of an LED and is capable of sinking up to 12.5mA. Connect to ground if unused.	power			
A4	LED2	Current Sink Port 2. LED2 is typically connected to the cathode of an LED and is capable of sinking up to 12.5mA. Connect to ground if unused.	power			
В3	LGND	Current Sink Ground. Connect LGND to GND, PGND, and the low-impedance ground plane of the PCB.	ground			
SIMO B	UCK BOOS	Ī	'			
E4	IN_SBB	SIMO Power Input. Connect IN_SBB to SYS and bypass to PGND with a 10uF ceramic capacitor as close as possible to the IN_SBB pin.	power input			
C6	SBB0	SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buck-boost. Bypass SBB0 to PGND with a 10µF ceramic capacitor.	power output			
D6	SBB1	SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buck-boost. Bypass SBB1 to PGND with a 10µF ceramic capacitor.	power output			
E6	SBB2	SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buck-boost. Bypass SBB2 to PGND with a 10µF ceramic capacitor.	power output			
C5	BST	SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 3300pF ceramic capacitor between BST and LXB.	power input			
D4	LXA	Switching Node A. LXA is driven between PGND and IN_SBB when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.	power I/O			
D5	LXB	Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.	power I/O			
E5	PGND	Power ground for the SIMO low-side FETs. Connect PGND to GND, LGND, and the low-impedance ground plane of the PCB.	ground			

### **Detailed Description**

The MAX77650/MAX77651 provide a highly-integrated battery charging and power management solution for low-power applications. The linear charger provides a wide range of charge current and charger termination voltage options to charge various Li+ batteries. Temperature monitoring and JEITA compliance settings add additional functionality and safety to the charger. Four regulators are integrated within this device (see <a href="Table 1">Table 1</a>). A single-inductor, multiple output (SIMO) buck-boost regulator efficiently provides three independently programmable power rails. A 150mA LDO provides ripple rejection for audio and other low-noise applications.

The system includes other features such as current sinks for driving LED indicators and an analog multiplexer that switches several internal voltage and current signals to an external node for monitoring with an external ADC. A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides regulator sequencing and supervisory functionality for the device.

### **Support Materials**

Support materials are available to assist engineering teams in designing with this device. For example, a full description of the register bits along with software advice is available in the <a href="https://example.com/www.maximintegrated.com/MAX77650">Programmer's Guide</a>. Visit the product page at <a href="https://www.maximintegrated.com/MAX77650">www.maximintegrated.com/MAX77650</a> and/or <a href="maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.com/maximintegrated.co

### **Top-Level Interconnect Simplified Diagram**

Figure 1 shows the same major blocks as the *Typical Application Circuit* with an increased emphasis on the routing between each block. This diagram is intended to familiarize the user with the landscape of the device. Many of the details associated with these signals are discussed throughout the data sheet. At this stage of the data sheet, note the addition of the main bias and clock block that are not shown in the *Typical Applications Circuit*. The main bias and clock block provides voltage, current, and clock references for other blocks as well as many resources for the top-level digital control.

**Table 1. Regulator Summary** 

REGULATOR NAME	REGULATOR TOPOLOGY	MAXIMUM I <sub>OUT</sub> (mA)	V <sub>IN</sub> RANGE (V)	MAX77650 V <sub>OUT</sub> RANGE/ RESOLUTION	MAX77651 V <sub>OUT</sub> RANGE/ RESOLUTION
SBB0	SIMO	Up to 300*	2.7 to 5.5	0.8V to 2.375V in 25mV steps	0.8 to 2.375V in 25mV steps
SBB1	SIMO	Up to 300*	2.7 to 5.5	0.8V to 1.5875V in 12.5mV steps	2.4 to 5.25V in 50mV steps
SBB2	SIMO	Up to 300*	2.7 to 5.5	0.8V to 3.95V in 50mV steps	2.4 to 5.25V in 50mV steps
LDO	PMOS LDO	150	1.8 to 5.5	1.35V to 2.9375V in 12.5mV steps	1.35 to 2.9375V in 12.5mV steps

<sup>\*</sup>Shared capacity with other SBBx channels. See the SIMO Available Output Current section for more information.




Figure 1. Top-Level Interconnect Simplified Diagram

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### Global Resources

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

#### **Features and Benefits**

- Voltage Monitors
  - SYS POR (power-on-reset) comparator generates a reset signal upon power-up
  - SYS undervoltage ensures repeatable behavior when power is applied to and removed from the device
  - SYS overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments
- Thermal Monitors
  - · 165°C junction temperature shutdown
- Manual Reset
  - · 8s or 16s period
- Wakeup Events
  - · Charger insertion (with 120ms debounce)
  - nEN input assertion
- Interrupt Handler
  - Interrupt output (nIRQ)
  - · All interrupts are maskable
- Push-button/Slide-Switch Onkey (nEN)
  - Configurable push-button/slide-switch functionality
  - 100µs or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
  - · Startup/shut-down sequencing
  - · Programable sequencing delay
- PWR\_HLD, GPIO, RST Digital I/Os

#### **Voltage Monitors**

The device monitors the system voltage (V<sub>SYS</sub>) to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

#### **SYS POR Comparator**

The SYS POR comparator monitors  $V_{SYS}$  and generates a power-on reset signal (POR). When  $V_{SYS}$  is below  $V_{POR}$ , the device is held in reset (SYSRST = 1). When  $V_{SYS}$  rises above  $V_{POR}$ , internal signals and on-chip memory stabilize and the device is released from reset (SYSRST = 0).

### **SYS Undervoltage Lockout Comparator**

The SYS undervoltage lockout (UVLO) comparator monitors  $V_{SYS}$  and generates a SYSUVLO signal when the  $V_{SYS}$  falls below UVLO threshold. The SYSUVLO signal is provided to the top-level digital controller. See Figure 4

and <u>Table 2</u> for additional information regarding the UVLO comparator:

- When the device is in the STANDBY state, the UVLO comparator is disabled.
- When transitioning out of the STANDBY state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If the device has sufficient input voltage, it can transition to the on state; if there is insufficient input voltage, the device transitions back to the STANDBY state.

### **SYS Overvoltage Lockout Comparator**

The device is rated for 5.5V maximum operating voltage ( $V_{SYS}$ ) with an absolute maximum input voltage of 6.0V. An overvoltage lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than  $V_{SYSOVLO}$ . See Figure 4 and Table 2 for additional information regarding the OVLO comparator:

 When the device is in the STANDBY state, the OVLO comparator is disabled.

### **nEN Enable Input**

nEN is an active-low internally debounced digital input that typically comes from the system's on key. The debounce time is programmable with DBEN\_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the regulators. Maskable rising/falling interrupts are available for nEN (nEN\_R and nEN\_F) for alternate functionality. nEN requires an external pullup resistor  $(10k\Omega$  to  $100k\Omega$ ) to SYS.

The nEN input can be configured to work either with a push-button (nEN\_MODE = 0) or a slide-switch (nEN\_MODE = 1). See <u>Figure 2</u> for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

### **nEN Manual Reset**

nEN works as a manual reset input when the on/off controller is in the on via on/off controller state. The manual reset function is useful for forcing a power-down in case the communication with the processor fails. When nEN is configured for a push-button mode and the input is asserted (nEN = low) for an extended period (t<sub>MRST</sub>), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for a slide-switch mode and the input is deasserted (nEN = high) for an extended period (t<sub>MRST</sub>), the on/off controller initiates a power-down sequence and goes to standby mode.

A dedicated internal oscillator is used to create the 30ms (t<sub>DBNC\_nEN</sub>) and 16s (t<sub>MRST</sub>) timers for nEN. Whenever the device is actively counting either of these times, the

supply current increases by the oscillator's supply current (65µA when the battery voltage is at 3.7V). As soon as the event driving the timer goes away or is fulfilled, the oscillator automatically turns off and its supply current goes away.

### nEN Dual-functionality: Push-Button vs. Slide-Switch

The nEN digital input can be configured to work with a push-button switch or a slide-switch. The timing diagram below shows nEN's dual functionality for power-on sequencing and manual reset. The default configuration of the device is push-button mode (nEN\_MODE = 0) and no additional programming is necessary. Applications that use a slide-switch on-key configuration must set nEN\_MODE = 1 within  $t_{MRST}$ .

### Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in the device's status. Refer to the <u>Programmer's Guide</u> for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to  $V_{SYS}$  is required for this node. nIRQ is the logical NOR of all unmasked interrupt bits in the register map

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

### Reset Output (nRST)

nRST is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled ( $t_{RSTODD}$ ). During a power-down sequence, the nRST output asserts before any regulator is powered down ( $t_{RSTOAD}$ ). See <u>Figure 5</u> for nRST timing.

A pullup resistor to a voltage less than or equal to  $V_{SYS}$  is required for this node.

### Power Hold Input (PWR\_HLD)

PWR\_HLD is an active-high digital input. PWR\_HLD has a 100µs glitch filter (tpWR\_HLD\_GF). As shown in Figure 1, the output of this glitch filter is logically ORed with the wakeup signal coming from the charger to create a signal called PWR\_HLD2 that drives the top-level digital control.




Figure 2. nEN Usage Timing Diagram

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

- When there is no valid charge voltage at CHGIN (CHGINPOK = 0):
  - After the power-up sequence, the system processor must assert PWR\_HLD within the PWR\_HLD wait time (tpwR\_HLD\_WAIT) to hold the power supply in the on state. If the PWR\_HLD input is not asserted within the tpwR\_HLD\_WAIT period, a power-down sequence is initiated.
  - While in the on state, the system processor must assert PWR\_HLD as long as power is required. If the system processor wants to turn off, it can either pull PWR\_HLD low or it can write the SFT\_RST bits to execute the SFT\_CRST or SFT\_OFF functions to execute the power-down sequence.
- If there is a valid charge voltage at CHGIN (CHGINPOK = 1):
  - The charger sends a wakeup signal to the on/off controller which is also logically ORed with PWR\_ HLD to assert PWR\_HLD2. PWR\_HLD2 being asserted satisfies the on/off controller such that the PWR\_HLD signal is a don't care.

See the Figure 7, Top-Level On/Off Controller section, and Table 2 for additional information regarding PWR\_HLD. If the power hold function is not used, connect PWR\_HLD to SYS and then use the SFT\_RST bits to power the device down.

### **General-Purpose Input Output (GPIO)**

A general-purpose input/output (GPIO) is provided to increase system flexibility. See  $\underline{\text{Figure 3}}$  for the GPIO Block Diagram.

Clear DIR to configure GPIO as a general-purpose output (GPO). The GPO can either be in push-pull mode (DRV = 1) or open-drain mode (DRV = 0).

• The push-pull output mode is ideal for applications that need fast (~2ns) edges and low power consumption.

- The open-drain mode requires an external pullup resistor (typically  $10k\Omega-100k\Omega$ ). Connect the external pullup resistor to a bias voltage that is less than or equal to  $V_{IO}$ .
  - The open-drain mode can be used to communicate to different logic domains. For example, to send a signal from the GPO on a 1.8V logic domain (V<sub>IO</sub> = 1.8V) to a device on a 1.2V logic domain, connect the external pullup resistor to 1.2V.
  - The open-drain mode can be used to connect several open-drain (or open-collector) devices together on the same bus to create wired logic (wired AND logic is positive-true; wired OR logic is negative-true).

The general-purpose input (GPI) functions are still available while the pin is configured as a GPO. In other words, the DI (input status) bit still functions properly and does not collide with the state of the DIR bit.

Set DIR to disable the output drivers associated with the GPO and have the device function as a GPI. The GPI features a 30ms debounce timer ( $t_{DBNC\_GPI}$ ) that can be enabled or disabled with DBEN GPI.

- Enable the debounce timer (DBEN\_GPI = 1) if the GPI is connected to a device that can bounce or chatter (like a mechanical switch).
- If the GPI is connected to a circuit with clean logic transitions and no risk of bounce, disable the debounce timer (DBEN\_GPI = 0) to eliminate unnecessary logic delays. With no debounce timer, the GPI input logic propagates to nIRQ in 10ns.

A dedicated internal oscillator is used to create the 30ms (tDBNC\_GPI) debounce timer. Whenever the device is actively counting this time, the supply current increases by the oscillator's supply current (65µA when the battery voltage is at 3.7V). As soon as the event driving the timer goes away or is fulfilled, the oscillator automatically turns off and its supply current goes away.




Figure 3. GPIO Block Diagram

Maskable rising and falling interrupts (GPI\_R and GPI\_F) are available to signal a change in the GPI's status.

- To interrupt on a rising edge only: unmask the rising edge interrupt and mask the falling edge interrupt (GPI\_ RM = 0, GPI\_FM = 1).
- To interrupt on a falling edge only: unmask the falling
- edge interrupt and mask the rising edge interrupt (GPI RM = 1, GPI FM = 0).
- To interrupt on either rising or falling edge: unmask both rising and falling edge interrupts (GPI\_RM = 0, GPI\_FM = 0). Consult the Register Map for more details.

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **On/Off Controller**

The on/off controller monitors multiple power-up (wakeup) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Many systems have one power management controller and one processor and rely on the on/off controller to be the master controller. In this case, the on/off controller receives the wakeup events and enables some or all of the regulators in order to power up a processor. That processor then manages the system. To conceptualize this master operation see Figure 4 and Table 2. A typical path through the on/off controller in master mode is:

- Start in the no power state.
- Apply a battery to the system and transition through path 1 and 2 to the standby state.
- Press the system's on key (nEN = low) and transition through path 3A and 4 to the "PWR HLD?" state.
- The processor boots up and drives PWR\_HLD high, which drives the transition through path 4C to the on through the on/off controller state.
- The device performs its desired functions in the on through on/off controller state. When it is ready to turn off, the processor drives PWR\_HLD low that drives the transition through path 5B and 8 to the standby state.

Some systems have several power management blocks, a main processor, and subprocessors. These systems can use this device as a subpower management block for a peripheral portion of circuitry as long as there is an I<sup>2</sup>C port available from a higher level processor. To conceptualize this slave operation, see <a href="Figure 4">Figure 4</a> and <a href="Table 2">Table 2</a>. A typical path through the on/off controller in slave mode is:

- Start in the no power state.
- Apply a battery to the system and transition through path 1 and 2 to the standby state.
- When the higher level processor wants to turn on this device's resources, it enables the main bias circuits through I<sup>2</sup>C (SBIA\_EN = 1) to transition along path 2A to the on through software state.
- The higher level processor can now control this device's resources with I<sup>2</sup>C commands (i.e., turn on/ off regulators).
- When the higher level processor is ready to turn this device off, it turns off everything through I<sup>2</sup>C and then disables the main bias circuits through I<sup>2</sup>C (SBIA\_EN = 0) to transition along path 2B to the standby state.

Note that in this slave style of operation, the SFT\_RST bits should not be used to turn the device off. The SFT\_RST bits establish directives to the on/off controller itself that does not make sense in slave mode. In slave mode, since the I<sup>2</sup>C commands enable the device's resources, they should also disable them.




Figure 4. Top-Level On/Off Controller

Table 2. On/Off Controller Transition/State

are off. To utilize a function enter the on through software or on through on/off controller states.  2	TRANSITION/STATE	CONDITION
1 System voltage is above the POR threshold (V <sub>SYS</sub> > V <sub>POR</sub> ). 2 Internal signals and on-chip memory stabilize and the device is released from reset.  The device is swalting for a wake-up signal or an I/2 command to enable the main bias circuits.  'This is the lowest current state of the device (I <sub>Q</sub> ~0.3µA).  'Main bias circuits are off, POR comparator is on.  'I/2 is on when V <sub>Q</sub> is valid.  'Peripheral functions (LDO, SIMO, LEDs, AMUX) do not operate in this state because the main bias circuits are off. To utilize a function enter the on through software or on through on/off controller states.  2A Main bias circuits disabled through I <sup>2</sup> C (SBIA_EN = 1).  2B Main bias circuits disabled through I <sup>2</sup> C (SBIA_EN = 0).  ON VIA  SOFTWARE*  A wake-up signal has been received.  'A debounced onkey (TeN) falling edge has been detected (DBNEN = 1) or  'A charge source has been applied and a rising edge on CHGIN has been detected and debounced (L(H <sub>CHGN,DB</sub> = 120ms) or  'Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)  3A Main bias circuits are OK (BOK = 1)  4 Power-up sequence complete.  4A Power-up sequence complete.  4B PWR_HLD wait time has expired and PWR_HLD2 is low (I > I <sub>PWR_HLD_WAIT</sub> & PWR_HLD2 = 0).  PWR_HLD2 = 1  On state.  'NI flexible power sequencers (FPS) are on.  'All flexible power sequencers (FPS) are on.  'All flexible power sequencers (FPS) are on.  Software power off (SFT_RSTI1:0) = 0b01) or  Software power off (SFT_RSTI1:0) = 0b01) or  Software cold reset (SFT_RSTI1:0) = 0b01) or  Software cold reset (SFT_RSTI1:0) = 0b01) or  Software power off (SFT_RSTI1:0) = 0b01) or  Software power off (SFT_RSTI1:0) = 0b01) or  Software overtemperature lockout (T <sub>1</sub> > T <sub>OTLO</sub> ) or  Software overtemperature lockout (T <sub>2</sub> > T <sub>OTLO</sub> ) or  Software overtemperature lockout (T <sub>3</sub> > T <sub>OTLO</sub> ) or  Software overtemperature lockout (T <sub>3</sub> > T <sub>OTLO</sub> ) or  Software overtemperature lockout (T <sub>3</sub> > T <sub>OTLO</sub> ) or  Software overtemperature lockout (T <sub>3</sub> > T <sub>OTLO</sub> ) or  Software overtemperature lockout (T <sub>3</sub> > T <sub>OTLO</sub> )	0	System voltage is below the POR threshold (V <sub>SYS</sub> < V <sub>POR</sub> ).
Internal signals and on-chip memory stabilize and the device is released from reset.  The device is waiting for a wake-up signal or an IPC command to enable the main bias circuits.  *This is the lowest current state of the device (I <sub>Q</sub> ~ 0.3µA).  *Main bias circuits are off, POR comparator is on.  *IPC is on when V <sub>Q</sub> is valid.  *Peripheral functions (LDO, SIMO, LEDs, AMUX) do not operate in this state because the main bias circuits are off. To utilize a function enter the on through software or on through on/off controller states.  2A Main bias circuits an ababled through IPC (SBIA_EN = 1).  2B Main bias circuits ababled through IPC (SBIA_EN = 0).  ON VIA  SOFTWARE*  *A wake-up signal has been received.  *A debounced onkey (nEN) failing edge has been detected (DBNEN = 1) or  *A charge source has been applied and a rising edge on CHGIN has been detected and debounced (ICHGIN_DB ~120ms) or  *Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)  3A Main bias circuits are OK (BOK = 1)  4 Power-up sequence complete.  4A PWR_HLD wait time has sepired and PWR_HLD2 is low (t > tpWR_HLD_WAIT && PWR_HLD2 = 0).  PWR_HLD2 = 1  On state.  *ON VIA ON/OFF CONTROLLER*  *ON VIA ON/OFF CONTROLLER*  *A (Bitable power sequencers (FPS) are on.  *The main bias circuits are enabled.  *System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ) or Software cold reset (SFT_RST[1:0] = 0b01) or Software cold reset (SFT_RST[1:0] = 0b01) or Software cold reset (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b01) or System undervoltage lockout (Wsys > V <sub>SYSOVLO</sub> )  Note: The overvoltage lockout (Wsys > V <sub>SYSOVLO</sub> )  Note: The overvoltage lockout (Wsys > V <sub>SYSOVLO</sub> )  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  Done disabling main bias.	1	
* This is the lowest current state of the device ((0 ~0.3µA).  * Main bias circuits are off, POR comparator is on.  *    2C is on when V <sub>1</sub>   is valid.  * Peripheral functions (LDO, SIMO, LEDs, AMUX) do not operate in this state because the main bias circuits are off. To utilize a function enter the on through software or on through on/off controller states.  2A Main bias circuits enabled through    2C (SBIA_EN = 1).  2B Main bias circuits disabled through    2C (SBIA_EN = 0).  ON VIA SOFTWARE*  A wake-up signal has been received.  A debounced onkey (nEN) falling edge has been detected (DBNEN = 1) or  * A charge source has been applied and a rising edge on CHGIN has been detected and debounced (lCHGIN-DB -120ms) or  * Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)  3A Main bias circuits are OK (BOK = 1)  4 POWE-ILD wait time has expired and PWR_HLD2 is low (t > tpwR_HLD_WAIT && PWR_HLD2 = 0).  4B PWR_HLD wait time has not expired and PWR_HLD2 is low (t < tpwR_HLD_WAIT && PWR_HLD2 = 0)  ON VIA ON/OFF  CONTROLLER*  ON VIA ON/OFF  CONTROLLER*  ON VIA ON/OFF  CONTROLLER*  A lifexible power sequences (FPS) are on.  * The main bias circuits are enabled.  * 10 - 56µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  PWR_HLD2 = 1  DNR_HLD2 = 0 OR  Software power off (SFT_RST[1:0] = 0b01) or  Software power off (SFT_RST[1:0] = 0b10) or  Software power off (SFT_RST[1:0] = 0b10) or  System overtemperature lockout (Ty > TOTLO) or  System overtemperature lockout (Vysy > Vysyout.O)  To System overtemperature lockout (Vysy > Vysyout.O)  System overtotlage lockout (Vysy > Vysyout.O)  To System overtotlage lockout (Vysy > Vysyout.O)  System overtotlage lockout (Vysy > Vysyout.O)  To System overtotlage lockout (Ty > TOTLO).  Pone disabling main bias.	2	
Awake-up signal has been received.  A wake-up signal has been received.  A wake-up signal has been received.  A debounced onkey (nEN) falling edge has been detected (DBNEN = 1) or  A charge source has been applied and a rising edge on CHGIN has been detected and debounced (ICHGINLDB *120ms) or  Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)  A main bias circuits are OK (BOK = 1)  A power-up sequence complete.  APWR_HLD wait time has expired and PWR_HLD2 is low (t > tpwR_HLD_WAIT && PWR_HLD2 = 0).  AB PWR_HLD wait time has expired and PWR_HLD2 is low (t < tpwR_HLD_WAIT && PWR_HLD2 = 0).  AC PWR_HLD2 = 1  On state.  ON VIA ON/OFF CONTROLLER*  A PWR_HLD2 = 1  PWR_HLD2 = 1  PWR_HLD2 = 0 OR System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ) or Software power off (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b01) or Software cold reset (SFT_RST[1:0] = 0b01) or System undervoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> + V <sub>S</sub>	STANDBY	* This is the lowest current state of the device ( $I_Q \sim 0.3 \mu A$ ).  * Main bias circuits are off, POR comparator is on.  * I <sup>2</sup> C is on when V <sub>IO</sub> is valid.  * Peripheral functions (LDO, SIMO, LEDs, AMUX) do not operate in this state because the main bias circuits
ON VIA SOFTWARE*  The main bias circuits are enabled through software and all peripheral functions (LDO, SIMO, LEDs, AMUX) can be manually enabled or disabled through I²C.  A wake-up signal has been received.  *A debounced onkey (nEN) falling edge has been detected (DBNEN = 1) or  *A charge source has been applied and a rising edge on CHGIN has been detected and debounced (tCHGIN-DB ~120ms) or  *Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)  3A Main bias circuits are OK (BOK = 1)  4 Power-up sequence complete.  4A PWR_HLD wait time has expired and PWR_HLD2 is low (t > tpWR_HLD_WAIT && PWR_HLD2 = 0).  4B PWR_HLD wait time has not expired and PWR_HLD2 is low (t < tpWR_HLD_WAIT && PWR_HLD2 = 0).  4C PWR_HLD2 = 1  On state.  *All flexible power sequencers (FPS) are on.  *The main bias circuits are enabled.  *Io ~5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A PWR_HLD2 = 0 OR  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ) or  Software power off (SFT_RST[1:0] = 0b01) or  Software power off (SFT_RST[1:0] = 0b01) or  Software power off (SFT_RST[1:0] = 0b10) or  Software power off (SFT_RST[1:0] = 0b10) or  System overtemperature lockout (T <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVL</sub>	2A	Main bias circuits enabled through $I^2C$ (SBIA_EN = 1).
SOFTWARE*  A wake-up signal has been received.  A wake-up signal has been received.  A debounced onkey (nEN) falling edge has been detected (DBNEN = 1) or  A charge source has been applied and a rising edge on CHGIN has been detected and debounced (tcHGIN-DB ~120ms) or  *Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)  A Main bias circuits are OK (BOK = 1)  4 Power-up sequence complete.  4A PWR_HLD wait time has expired and PWR_HLD2 is low (t > tpWR_HLD_WAIT && PWR_HLD2 = 0).  4B PWR_HLD wait time has not expired and PWR_HLD2 is low (t < tpWR_HLD_WAIT && PWR_HLD2 = 0).  ON State.  On state.  On state.  *All flexible power sequencers (FPS) are on.  *The main bias circuits are enabled.  *Io_5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  FA PWR_HLD2 = 1  PWR_HLD2 = 0 OR  System overtemperature lockout (T_J >TOTLO) or  Software cold reset (SFT_RST[1:0] = 0b01) or  Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (VSyS < VSYSUVLO) HYS) or  System undervoltage lockout (VSyS < VSYSUVLO) or  System undervoltage lockout (VSyS < VSYSUVLO) or  System overvoltage lockout (VSyS > VSYSUVLO) or  System overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with the power-down sequence.  9 Finished with the power-down sequence.  10 Done disabling main bias.	2B	Main bias circuits disabled through $I^2C$ (SBIA_EN = 0).
* A debounced onkey (nEN) falling edge has been detected (DBNEN = 1) or		The main bias circuits are enabled through software and all peripheral functions (LDO, SIMO, LEDs, AMUX) can be manually enabled or disabled through $I^2C$ .
4A Power-up sequence complete.  4A PWR_HLD wait time has expired and PWR_HLD2 is low (t > tpWR_HLD_WAIT && PWR_HLD2 = 0).  4B PWR_HLD wait time has not expired and PWR_HLD2 is low (t < tpWR_HLD_WAIT && PWR_HLD2 = 0).  4C PWR_HLD2 = 1  On state.  * All flexible power sequencers (FPS) are on.  * The main bias circuits are enabled.  * To ~5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A PWR_HLD2 = 1  PWR_HLD2 = 0 OR System overtemperature lockout (T <sub>J</sub> >TOTLO) or Software power off (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b10) or Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (VSYS < VSYSUVLO + VSYSUVLO_HYS) or System undervoltage lockout (VSYS < VSYSUVLO) or System overvoltage lockout (VSYS > VSYSOVLO) Note: The overvoltage lockout (VSYS > VSYSOVLO) Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with the power-down sequence.  9 Finished with immediate shutdown.  10 System overtemperature lockout (TJ > TOTLO).  11 Done disabling main bias.	3	* A debounced onkey (nEN) falling edge has been detected (DBNEN = 1) or  * A charge source has been applied and a rising edge on CHGIN has been detected and debounced (t <sub>CHGIN-DB</sub> ~120ms) or
4A PWR_HLD wait time has expired and PWR_HLD2 is low (t > tpwR_HLD_WAIT && PWR_HLD2 = 0).  4B PWR_HLD wait time has not expired and PWR_HLD2 is low (t < tpwR_HLD_WAIT && PWR_HLD2 = 0).  4C PWR_HLD2 = 1  On state.  * All flexible power sequencers (FPS) are on.  * The main bias circuits are enabled.  * 1Q ~ 5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A PWR_HLD2 = 1  PWR_HLD2 = 0 OR System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ) or Software cold reset (SFT_RST[1:0] = 0b01) or Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ) or System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> HYS) or System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) Note: The overvoltage lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  8 Finished with the power-down sequence.  9 Finished with immediate shutdown.  10 System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  11 Done disabling main bias.	3A	Main bias circuits are OK (BOK = 1)
4B PWR_HLD wait time has not expired and PWR_HLD2 is low (t < tp <sub>WR_HLD_WAIT</sub> && PWR_HLD2 = 0).  4C PWR_HLD2 = 1  On state.  *All flexible power sequencers (FPS) are on.  *The main bias circuits are enabled.  *I <sub>Q</sub> ~5.6μA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A PWR_HLD2 = 1  PWR_HLD2 = 0 OR  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or  Software cold reset (SFT_RST[1:0] = 0b10) or  Software power off (SFT_RST[1:0] = 0b10) or  Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or  System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> HYS) or  System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> )  System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> )  Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with immediate shutdown.  10 System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  11 Done disabling main bias.	4	Power-up sequence complete.
4C  PWR_HLD2 = 1  On state.  * All flexible power sequencers (FPS) are on.  * The main bias circuits are enabled.  * I <sub>Q</sub> ~5.6μA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A  PWR_HLD2 = 1  PWR_HLD2 = 0 OR  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or  Software cold reset (SFT_RST[1:0] = 0b01) or  Software power off (SFT_RST[1:0] = 0b10) or  Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or  System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> HYS) or  System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> )  System undervoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> )  Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with immediate shutdown.  10 System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  11 Done disabling main bias.	4A	PWR_HLD wait time has expired and PWR_HLD2 is low (t > t <sub>PWR_HLD_WAIT</sub> && PWR_HLD2 = 0).
On state.  * All flexible power sequencers (FPS) are on.  * The main bias circuits are enabled.  * I <sub>Q</sub> ~5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A PWR_HLD2 = 1  PWR_HLD2 = 0 OR System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or Software cold reset (SFT_RST[1:0] = 0b10) or Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> HYS) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with the power-down sequence.  9 Finished with immediate shutdown.  10 System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  11 Done disabling main bias.	4B	PWR_HLD wait time has not expired and PWR_HLD2 is low (t < t <sub>PWR_HLD_WAIT</sub> && PWR_HLD2 = 0).
ON VIA ON/OFF CONTROLLER*  * All flexible power sequencers (FPS) are on.  * The main bias circuits are enabled.  * 1₀ ~5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low power mode.  5A  PWR_HLD2 = 1  PWR_HLD2 = 0 OR System overtemperature lockout (T₃ >T₀TLO) or Software cold reset (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b10) or Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (T₃ >T₀TLO) or System undervoltage lockout (VSYS < VSYSUVLO + VSYSUVLO_HYS) or System overvoltage lockout (VSYS < VSYSUVLO)  System overvoltage lockout (VSYS < VSYSUVLO)  System overvoltage lockout (VSYS < VSYSUVLO) Note: The overvoltage lockout (VSYS < VSYSUVLO)  Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with the power-down sequence.  9 Finished with immediate shutdown.  10 System overtemperature lockout (T₃ > T₀TLO).  11 Done disabling main bias.	4C	PWR_HLD2 = 1
PWR_HLD2 = 0 OR System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or Software cold reset (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b10) or Manual reset occurred. See the nEN Manual Reset section for more information.  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> HYS) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> )  System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  Finished with the power-down sequence.  Finished with immediate shutdown.  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  Done disabling main bias.		* All flexible power sequencers (FPS) are on. * The main bias circuits are enabled.
System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or Software cold reset (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b10) or Manual reset occurred. See the <u>nEN Manual Reset</u> section for more information.  System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) or System undervoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  Finished with the power-down sequence.  Finished with immediate shutdown.  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  Done disabling main bias.	5A	PWR_HLD2 = 1
System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> H <sub>YS</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) or  System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSUVLO</sub> ) Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  Finished with the power-down sequence.  Finished with immediate shutdown.  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  Done disabling main bias.	5B	System overtemperature lockout ( $T_J > T_{OTLO}$ ) or Software cold reset (SFT_RST[1:0] = 0b01) or Software power off (SFT_RST[1:0] = 0b10) or
7 System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSOVLO</sub> ) Note: The overvoltage lockout transition does not apply to the ON VIA SOFTWARE state.  8 Finished with the power-down sequence.  9 Finished with immediate shutdown.  10 System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).  11 Done disabling main bias.	6	System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO</sub> H <sub>YS</sub> ) or
<ul> <li>9 Finished with immediate shutdown.</li> <li>10 System overtemperature lockout (T<sub>J</sub> &gt; T<sub>OTLO</sub>).</li> <li>11 Done disabling main bias.</li> </ul>	7	System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSOVLO</sub> )
<ul> <li>System overtemperature lockout (T<sub>J</sub> &gt; T<sub>OTLO</sub>).</li> <li>Done disabling main bias.</li> </ul>	8	Finished with the power-down sequence.
11 Done disabling main bias.	9	Finished with immediate shutdown.
	10	System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).
	11	Done disabling main bias.
Done enabling main bias.	12	Done enabling main bias.




Figure 5. Power-Up/Power-Down Sequence

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

### Flexible Power Sequencer

The flexible power sequencer (FPS) allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up and power-down delays (sequencing). Figure 6 shows four resources powering up under the control of flexible power sequencer.

The flexible sequencing structure consists of 1 master sequencing timer and 4 slave resources (SBB0, SBB1, SBB2, and LDO). When the FPS is enabled, a master timer generates four sequencing events for device power-up and power-down.




Figure 6. Flexible Power Sequencer Basic Timing Diagram




Figure 7. Startup Timing Diagram Due to nEN

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+




Figure 8. Startup Timing Diagram Due to Charge Source Insertion

### **Debounced Inputs (nEN, GPI, CHGIN)**

nEN, CHGIN, and GPIO (when operating as an input), are debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 9 shows an example timing diagram for the nEN debounce.

### **Thermal Alarms and Protection**

The device has thermal alarms to monitor if the junction temperature rises above 80°C (T<sub>JAL1</sub>) and 100°C (T<sub>JAL2</sub>).

Over-temperature lockout (OTLO) is entered if the junction temperature exceeds  $T_{OTLO}$  (approximately 165°C, typ). OTLO causes transition 10 in Figure 4 which causes resources to immediately shutdown from the on via on/ off controller state. Resources may not enable until the temperature falls below  $T_{OTLO}$  by approximately 15°C.

The TJAL1\_S and TJAL2\_S status bits continuously indicate the junction temperature alarm status. Maskable interrupts are available to signal a change in either of these bits. Refer to the *Programmer's Guide* for details.




Figure 9. Debounced Inputs

## **Smart Power Selector Charger**

The linear Li+ charger implements power path with Maxim's smart power selector. This allows separate input current limit and battery charge current settings. Batteries charge faster under the supervision of the smart power selector because charge current is independently regulated and not shared with variable system loads. See the *Smart Power Selector* section for more information.

The programmable constant-current charge rate (7.5mA to 300mA) supports a wide range of battery capacities. The programmable input current limit (0mA to 475mA) supports a range of charge sources, including USB. The charger's programmable battery regulation voltage range (3.6V–4.6V) supports a wide variety of cell chemistries. Small battery capacities are supported; the charger accurately terminates charging by detecting battery currents as low as 0.375mA.

Additionally, the robust charger input withstands overvoltages up to 28V. To enhance charger safety, an NTC thermistor provides temperature monitoring in accordance with the JEITA recommendations. See the <u>Adjustable Thermistor Temperature Monitors</u> section for more information.

#### **Features**

- 7.25V maximum operating input voltage with 28V input standoff
- 7.5mA to 300mA programmable fast-charge current
- Programmable termination current from 0.375mA to 45mA
- Programmable battery regulation voltage from 3.6V to 4.6V
- < 1µA battery-only supply current</li>
- Instant-on functionality
- Analog multiplexer enables power monitoring
- JEITA battery temperature monitor adjusts current and battery regulation voltage for safe charging
- Programmable die temperature regulation




Figure 10. Linear Charger Simplified Block Diagram

### **Charger Symbol Reference Guide**

<u>Table 3</u> lists the names and functions of charger-specific signals and if they can be programmed through I<sup>2</sup>C. Consult the *Electrical Characteristics* and *Programmer's Guide* for more information.

<u>Figure 11</u> indicates the high-level functions of each control circuit within the linear charger.

**Table 3. Charger Quick Symbol Reference Guide** 

SYMBOL	NAME	I <sup>2</sup> C PROGRAMMABLE?
V <sub>CHGIN_OVP</sub>	CHGIN overvoltage threshold	No
V <sub>CHGIN_UVLO</sub>	CHGIN undervoltage lockout threshold	No
V <sub>CHGIN-MIN</sub>	Minimum CHGIN voltage regulation setpoint	Yes, through VCHGIN_MIN[2:0]
I <sub>CHGIN-LIM</sub>	CHGIN input current limit	Yes, through ICHGIN_LIM[2:0]
V <sub>SYS-REG</sub>	SYS voltage regulation target	Yes, through VSYS_REG[4:0]
V <sub>SYS-MIN</sub>	Minimum SYS voltage regulation setpoint	No, tracks V <sub>SYS-REG</sub>
V <sub>FAST-CHG</sub>	Fast-charge constant-voltage level	Yes, through CHG_CV[5:0]
I <sub>FAST-CHG</sub>	Fast-charge constant-current level	Yes, through CHG_CC[5:0]
I <sub>PQ</sub>	Prequalification current level	Yes, through I_PQ
V <sub>PQ</sub>	Prequalification voltage threshold	Yes, through CHG_PQ[2:0]
I <sub>TERM</sub>	Termination current level	Yes, through I_TERM[1:0]
T <sub>J-REG</sub>	Die temperature regulation setpoint	Yes, through TJ_REG[2:0]
t <sub>PQ</sub>	Prequalification safety timer	No
t <sub>FC</sub>	Fast-charge safety timer	Yes, through T_FAST_CHG[1:0]
t <sub>TO</sub>	Top-off timer	Yes, through T_TOPOFF[2:0]




Figure 11. Charger Simplified Control Loops

#### **Smart Power Selector**

The smart power selector seamlessly distributes power from the input (CHGIN) to the battery (BATT) and the system (SYS). The smart power selector basic functions are:

- When the system load current is less than the input current limit, the battery is charged with residual power from the input.
- When a valid input source is connected, the system regulates to V<sub>SYS-REG</sub> to power system loads regardless of the battery's voltage (instant on).
- When the system load current exceeds the input current limit, the battery provides additional current to the system (supplement mode).
- When the battery is finished charging and an input source is present to power the system, the battery remains disconnected from the system.
- When the battery is connected and there is no input power, the system is powered from the battery.

### **Input Current Limiter**

The input current limiter limits CHGIN current so as not to exceed I<sub>CHGIN-LIM</sub> (programmed by I<sub>CHGIN\_LIM</sub>[2:0]). A maskable interrupt (CHGIN\_CTRL\_I) is available to signal when the input current limit engages. The state of this loop is reflected by the ICHGIN\_LIM\_STAT bit.

The input circuit is capable of standing off 28V from ground. CHGIN suspends power delivery to the system and battery when V<sub>CHGIN</sub> exceeds V<sub>CHGIN\_OVP</sub> (7.5V typical). The input circuit also suspends when V<sub>CHGIN</sub> falls below V<sub>CHGIN\_UVLO</sub> minus 500mV of hysteresis (3.5V typical). While in OVP or UVLO, the charger remains off, and the battery provides power to the system.

When an valid charge source is connected to CHGIN, SYS begins delivering power to the system after a 120ms debounce timer (t<sub>CHGIN-DB</sub>).

A maskable interrupt (CHGIN\_I) signals changes in the state of CHGIN's voltage quality. The state of CHGIN is reflected by CHGIN DTLS[1:0].

### **Minimum Input Voltage Regulation**

In the event of a poor-quality charge source, the minimum input voltage regulation loop works to reduce input current if V<sub>CHGIN</sub> falls below V<sub>CHGIN-MIN</sub> (programmed by VCHGIN\_MIN[2:0]). This is important because many commonly used charge adapters feature foldback protection mechanisms where the adapter completely shuts off if its output droops too low. The minimum input voltage

regulation loop also prevents  $V_{CHGIN}$  from dropping below  $V_{CHGIN\_UVLO}$  if the cable between the charge source and the charger's input is long or highly resistive.

The input voltage regulation loop improves performance with current limited adapters. If the charger's input current limit is programmed above the current limit of the given adapter, the input voltage loop allows the input to regulate at the current limit of the adapter. The input voltage regulation loop also allows the charger to perform well with adapters that have poor transient load response times.

A maskable interrupt (CHGIN\_CTRL\_I) signals when the minimum input voltage regulation loop engages. The state of this loop is reflected by VCHGIN\_MIN\_STAT.

### **Minimum System Voltage Regulation**

The minimum system voltage regulation loop ensures that the system rail remains close to the programmed SYS regulation voltage (VSYS-REG) regardless of system loading. The loop engages when the combined battery charge current and system load current causes the CHGIN input to current-limit at I<sub>CHGIN-LIM</sub>. When this happens, the minimum system voltage loop reduces charge current in an attempt to keep the input out of current limit, thereby keeping the system voltage above VSYS-MIN (VSYS-RFG - 100mV typical). If this loop reduces battery current to 0 and the system is in need of more current than the input can provide, then the smart power selector overrides the minimum system voltage regulation loop and allows SYS to collapse to BATT for the battery to provide supplement current to the system. The smart power selector automatically reenables the minimum system voltage loop when the supplement event has ended.

A maskable interrupt (SYS\_CTRL\_I) asserts to signal a change in VSYS\_MIN\_STAT. This status bit asserts when the minimum system voltage regulation loop is active.

#### Die Temperature Regulation

In case the die temperature exceeds T<sub>J-REG</sub> (programmed by TJ\_REG[2:0]) the charger attempts to limit the temperature increase by reducing battery charge current. The TJ\_REG\_STAT bit asserts whenever charge current is reduced due to this loop. The charger's current sourcing capability to SYS remains unaffected when TJ\_REG\_STAT is high. A maskable interrupt (TJ\_REG\_I) asserts to signal a change in TJ\_REG\_STAT. It is advisable that the TJ\_REG\_I interrupt be used to signal the system processor to reduce loads on SYS to reduce total system temperature.

### **Charger State Machine**

The battery charger follows a strict state-to-state progression to ensure that a battery is charged safely. The status

bitfield, CHG\_DTLS[3:0], reflects the charger's current operational state. A maskable interrupt (CHG\_I) is available to signal a change in CHG\_DTLS[3:0].




Figure 12. Charger State Diagram

### **Charger Off State**

The charger is off when CHGIN is invalid, the charger is disabled, or the battery is fresh.

CHGIN is invalid when the CHGIN input is invalid (VCHGIN < VCHGIN\_UVLO or VCHGIN > VCHGIN\_OVP). While CHGIN is invalid, the battery is connected to the system. CHGIN voltage quality can be separately monitored by the CHGIN\_DTLS[1:0] status bitfield. Refer to the *Programmer's Guide* for details.

The charger is disabled when the charger enable bit is 0 (CHG\_EN = 0). The battery is connected or disconnected to the system depending on the validity of  $V_{CHGIN}$  while CHG\_EN = 0. See the *Smart Power Selector* section.

The battery is fresh when CHGIN is valid and the charger is enabled (CHG\_EN = 1) and the battery is not low by VRESTART (VBATT > VFAST-CHG - VRESTART). The battery is disconnected from the system and not charged while the battery is fresh. The charger state machine exits this state and begin charging when the battery becomes low by VRESTART (150mV typical). This condition is functionally similar to done state. See *Done State* section.

#### **Prequalification State**

The prequalification state is intended to assess a low-voltage battery's health by charging at a reduced rate. If the battery voltage is less than the  $V_{PQ}$  threshold, the charger is automatically in prequalification. If the cell voltage does not exceed  $V_{PQ}$  in 30 minutes ( $t_{PQ}$ ), the charger faults. The prequalification charge rate is a percentage of  $I_{FAST-CHG}$  and is programmable with  $I_{PQ}$ . The prequalification voltage threshold ( $V_{PQ}$ ) is programmable through CHG\_PQ[2:0].

### **Fast-Charge States**

When the battery voltage is above  $V_{PQ}$ , the charger transitions to the fast-charge (CC) state. In this state, the charger delivers a constant current (I<sub>FAST-CHG</sub>) to the cell. The constant current level is programmable from 7.5mA to 300mA by CHG\_CC[5:0].

When the cell voltage reaches V<sub>FAST-CHG</sub>, the charger state machine transitions to fast-charge (CV). V<sub>FAST-CHG</sub> is programmable with CHG\_CV[5:0] from 3.6V to 4.6V. The charger holds the battery's voltage constant at V<sub>FAST-CHG</sub> while in the fast-charge (CV) state. As the battery approaches full, the current accepted by the battery reduces. When the charger detects that battery charge current has fallen below I<sub>TERM</sub>, the charger state machine enters the top-off state.

A fast-charge safety timer starts when the state machine enters fast-charge (CC) or JEITA-modified fast-charge (CC) from a non-fast-charge state. The timer continues to run through all fast-charge states regardless of JEITA status. The timer length (tFC) is programmable from 3 hours to 7 hours in 2 hour increments with T\_FAST\_CHG[1:0]. If it is desired to charge without a safety timer, program T\_FAST\_CHG[1:0] with 0b00 to disable the feature. If the timer expires before the fast-charge states are exited, the charger faults. See the Fast-Charge Timer Fault State section for more information.

If the charge current falls below 20% of the programmed value during fast-charge (CC), the safety timer pauses. The timer also pauses for the duration of supplement mode events. The TIME\_SUS bit indicates the status of the fast-charge safety timer. Refer to the <u>Programmer's Guide</u> for more details.

#### **Top-Off State**

Top-off state is entered when the battery charge current falls below  $I_{\mbox{\footnotesize{TERM}}}$  during the fast-charge (CV) state.  $I_{\mbox{\footnotesize{TERM}}}$  is a percentage of  $I_{\mbox{\footnotesize{FAST-CHG}}}$  and is programmable through  $I_{\mbox{\footnotesize{TERM}}}[1:0].$  While in the top-off state, the battery charger continues to hold the battery's voltage at  $V_{\mbox{\footnotesize{FAST-CHG}}}.$  A programmable top-off timer starts when the charger state machine enters the top-off state. When the timer expires, the charger enters the done state. The top-off timer value (t\_{\mbox{\footnotesize{TO}}}) is programmable from 0 minutes to 35 minutes with T\_TOPOFF[2:0]. If it is desired to stop charging as soon as battery current falls below  $I_{\mbox{\footnotesize{TERM}}},$  program  $t_{\mbox{\footnotesize{TO}}}$  to 0 minutes.

#### **Done State**

The charger enters the done state when the top-off timer expires. The battery remains disconnected from the system during done. The charger restarts if the battery voltage falls more than  $V_{RESTART}$  (150mV typ) below the programmed  $V_{FAST-CHG}$  value.

#### **Prequalification Timer Fault State**

The prequalification timer fault state is entered when the battery's voltage fails to rise above  $V_{PQ}$  in  $t_{TO}$  (30 minutes typical) from when the prequalification state was first entered. If a battery is too deeply discharged, damaged, or internally shorted, the prequalification timer fault state can occur. During the timer fault state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the prequalification timer fault state, toggle the charger enable (CHG\_EN) bit or unplug and replug the external voltage source connected to CHGIN.

### **Fast-Charge Timer Fault State**

The charger enters the fast-charge timer fault state if the fast-charge safety timer expires. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the fast-charge timer fault state, toggle the charger enable bit (CHG\_EN) or unplug and replug the external voltage source connected to CHGIN.

### **Battery Temperature Fault State**

If the thermistor monitoring circuit reports that the battery is either too hot or too cold to charge (as programmed by THM\_HOT[1:0] and THM\_COLD[1:0]), the state machine enters the battery temperature fault state. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. This state can only be entered if the thermistor is enabled (THM\_EN = 1). Battery temperature fault state has priority over any other fault state, and can be exited when the thermistor is disabled (THM\_EN = 0) or when the battery returns to an acceptable temperature. When this fault state is exited, the state machine returns to the last state it was in before battery temperature fault state was entered.

All active charger timers (fast-charge safety timer, prequalification timer, or top-off timer) are paused in this state. Active timers resume when the state is exited.

The THM\_DTLS[2:0] bitfield reports battery temperature status. See the <u>Adjustable Thermistor Temperature Monitors</u> section and refer to the <u>Programmer's Guide</u> for more information.

#### **JEITA-Modified States**

If the thermistor is enabled (THM\_EN = 1), then the charger state machine is allowed to enter the JEITA-modified states. These states are entered if the charger's temperature monitors indicate that the battery temperature is either warm (greater than  $T_{WARM}$ ) or cool (lesser than  $T_{COOL}$ ). See the <u>Adjustable Thermistor Temperature Monitors</u> section for more information about setting the temperature thresholds.

The charger's current and voltage parameters change from IFAST-CHG and VFAST-CHG to IFAST-CHG\_JEITA and VFAST-CHG\_JEITA while in the JEITA-modified states. The JEITA modified parameters can be independently set to lower voltage and current values so that the battery can charge safely over a wide range of ambient temperatures. If the battery temperature returns to normal, or the thermistor is disabled (THM\_EN = 0) the charger exits the JEITA-modified states.

#### **Typical Charge Profile**

A typical battery charge profile (and state progression) is illustrated in Figure 13.




Figure 13. Example Battery Charge Profile

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

## Charger Applications Information Configuring a Valid System Voltage

The smart power selector begins to regulate SYS to V<sub>SYS-REG</sub> when CHGIN is connected to a valid source. To ensure the charger's accuracy specified in the *Electrical Characteristics* table, the system voltage must always be programmed at least 200mV above the charger's constant-voltage level (V<sub>FAST-CHG</sub>). If this condition is not met, then the charger's internal configuration logic forces V<sub>FAST-CHG</sub> to reduce to satisfy the 200mV requirement. If this happens, the charger asserts the SYS\_CNFG\_I interrupt to alert the user that a configuration error has been made and that the bits in CHG\_CV[5:0] have changed to reduce V<sub>FAST-CHG</sub>.

### **CHGIN/SYS/BATT Capacitor Selection**

Bypass CHGIN to GND with a  $4.7\mu F$  ceramic capacitor to minimize inductive kick caused by long cables between the DC charge source and the device. Larger values increase decoupling for the linear charger, but increase inrush current from the DC charge source when the device is first connected to a source through a cable/plug. If the DC charging source is an upstream USB device, limit the maximum CHGIN input capacitance based on the appropriate USB specification (typically no more than

 $10\mu F$ ). The effective value of the CHGIN capacitor must be greater than  $1\mu F$  when biased with 5V.

Bypass SYS to GND with a  $22\mu F$  ceramic capacitor. This capacitor is needed to ensure stability of SYS while it is being regulated from CHGIN. Since SYS must be connected to IN\_SBB, then one capacitor can be used to bypass this node as long as it is physically close to the device. Larger values of SYS capacitance increase decoupling for all SYS loads. When biased with 4.5V, the effective value of the SYS capacitor must be greater than  $4\mu F$  and no more than  $100\mu F$ .

Bypass BATT to GND with a  $4.7\mu F$  ceramic capacitor. This capacitor is required to ensure stability of the BATT voltage regulation loop. When biased with 4.5V, the effective value of the BATT capacitor must be greater than  $1\mu F$ .

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

## **Adjustable Thermistor Temperature Monitors**

The optional use of a negative temperature coefficient (NTC) thermistor (thermally coupled to the battery)

enables the charger to operate safely over the JEITA temperature range. When the thermistor is enabled (THM\_EN = 1), the charger continuously monitors the voltage at the THM pin in order to sense the temperature of the battery being charged.




Figure 14. Thermistor Logic Functional Diagram

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

See <u>Figure 15</u> for a visual example of what is described here in text.

- If the battery temperature is higher than T<sub>COOL</sub> and lower than T<sub>WARM</sub>, the battery charges normally with the normal values for V<sub>FAST-CHG</sub> and I<sub>FAST-CHG</sub>. The charger state machine does not enter JEITA-modified states while the battery temperature is normal.
- If the battery temperature is either above T<sub>WARM</sub> but below T<sub>HOT</sub>, or, below T<sub>COOL</sub> but above T<sub>COLD</sub>, the battery charges with the JEITA-modified voltage and current values. These modified values, V<sub>FAST-CHG\_JEITA</sub> and I<sub>FAST-CHG\_JEITA</sub>, are programmable through CHG\_CV\_JEITA[5:0] and CHG\_CC\_JEITA[5:0], respectively. These values are independently programmable from the nonmodified V<sub>FAST-CHG</sub> and I<sub>FAST-CHG</sub> values and can even be programmed to the same values if an automatic response to a warm or cool battery is not desired. The charger state machine enters JEITA-modified states while the battery temperature is outside of normal.

If the battery temperature is either above T<sub>HOT</sub> or below T<sub>COLD</sub>, the charger follows the JEITA recommendation and pauses charging. The charger state machine enters battery temperature fault state while charging is paused due to extreme high or low temperatures.

The battery's temperature status is reflected by the THM\_DTLS[2:0] status bitfield. A maskable interrupt (THM\_I) signals a change in THM\_DTLS[2:0]. Refer to the *Programmer's Guide* for more information. To completely disable the charger's automatic response to battery temperature, disable the feature by programming THM EN = 0.

The voltage thresholds corresponding to the JEITA temperature thresholds are independently programmable through THM\_HOT[1:0], THM\_WARM[1:0], THM\_COOL[1:0], and THM\_COLD[1:0]. Each threshold can be programmed to one of four voltage options spanning 15°C for an NTC beta of 3380K. See the *Configurable Temperature Thresholds* section and refer to the *Programmer's Guide* for more information.




Figure 15. Safe-Charging Profile Example

#### **Thermistor Bias**

An external ADC can optionally perform conversions on the THM and TBIAS pins to measure the battery's temperature. An on-chip analog multiplexer is used to route these nodes to the AMUX pin. The operation of the analog multiplexer does not interfere with the charger's temperature monitoring comparators or the charger's automatic JEITA response. See the <u>Analog Multiplexer & Power Monitor AFEs</u> section for more information.




Figure 16. Thermistor Bias State Diagram

The NTC thermistor's bias source (TBIAS) follows the simple operation outlined below:

- If CHGIN is valid and the thermistor is enabled (THM\_EN = 1), then the thermistor is biased so the charger can automatically respond to battery temperature changes.
- If the analog multiplexer is connecting THM or TBIAS to AMUX, then the thermistor is biased so an external ADC can perform a meaningful temperature conversion.

The AMUX pin is a buffered output. The operation of the analog multiplexer and external ADC does not collide with the function of the on-chip temperature monitors. Both functions may be used simultaneously with no ill effect.

### **Configurable Temperature Thresholds**

Temperature thresholds for different NTC thermistor beta values are listed in <u>Table 4</u>. The largest possible programmable temperature range can be realized by using an NTC with a beta of 3380K. Using a larger beta compresses the temperature range. The trip voltage thresholds are programmable with the THM\_HOT[1:0], THM\_WARM[1:0], THM\_COOL[1:0], and THM\_COLD[1:0] bitfields. All possible programmable trip voltages are listed in Table 4.

These are theoretical values computed by a formula. Refer to the particular NTC's data sheet for more accurate measured data. In all cases, select the value of  $R_{BIAS}$  to be equal to the NTC's effective resistance at +25°C.

Table 4. Trip Temperatures vs. Trip Voltages for Different NTC β

TRIPVOLTAGE		TRIP TEMPERATURES (°C)				
(V)	3380K	3435K	3940K	4050K	4100K	4250K
1.024	-10.0	-9.5	-5.6	-4.8	-4.5	-3.5
0.976	-5.0	-4.6	-1.1	-0.5	-0.2	0.6
0.923	0.0	0.3	3.3	3.8	4.1	4.8
0.867	5.0	5.3	7.7	8.1	8.3	8.9
0.807	10.0	10.2	12.0	12.4	12.5	12.9
0.747	15.0	15.1	16.4	16.6	16.7	17.0
0.511	35.0	34.8	33.5	33.3	33.2	32.9
0.459	40.0	39.8	37.8	37.4	37.3	36.8
0.411	45.0	44.7	42.0	41.5	41.3	40.7
0.367	50.0	49.6	46.2	45.6	45.3	44.6
0.327	55.0	54.5	50.4	49.7	49.3	48.4
0.291	60.0	59.4	54.6	53.7	53.3	52.2




Figure 17. Thermistor Circuit with Adjusting Series and Parallel Resistors

## Thermistor Applications Information Using Different Thermistor β

If an NTC with a beta larger than 3380K is used and the resulting available programmable temperature range is undesirably small, then two adjusting resistors can be used to expand the temperature range. R<sub>S</sub> and R<sub>P</sub> can be optionally added to the NTC thermistor circuit shown in Figure 17 to expand the range of programmable temperature thresholds.

Select values for  $R_{\mbox{\scriptsize S}}$  and  $R_{\mbox{\scriptsize P}}$  based on the information shown in Table 5.

#### **NTC Thermistor Selection**

Popular NTC thermistor options are listed in Table 6.

Table 5. Example R<sub>S</sub> and R<sub>P</sub> Correcting Values for NTC β Above 3380K

PARAMETER	UNIT	DESIGN TARGET CASE	CAS	SE 1	CAS	SE 2	CAS	SE 3
NTC thermistor beta	K	3380	39	40	40	50	42	250
25°C NTC resistance		10	1	0	4	7	100	
R <sub>BIAS</sub>		10	1	0	4	7	10	00
Adjusting parallel resistor, R <sub>P</sub>		open	open	200	open	680	open	1300
Adjusting series resistor, R <sub>S</sub>	kΩ	short	short	0.62	short	3.3	short	9.1
R <sub>NTC</sub> at 1.024V <sub>COLD</sub> threshold	K12	45.24	45.24	578.5	212.6	306.1	452.4	684.8
R <sub>NTC</sub> at 0.867V <sub>COOL</sub> threshold		22.61	22.61	248.8	106.3	122.7	226.1	264.7
R <sub>NTC</sub> at 0.459V <sub>WARM</sub> threshold		5.81	5.81	5.36	27.3	25.1	58.1	51.7
R <sub>NTC</sub> at 0.291V <sub>HOT</sub> threshold		3.04	3.04	2.46	14.3	112.7	30.4	22.0
T <sub>ACTUAL</sub> at V <sub>COLD</sub> (-10°C expected)		-10.03	-5.56	-9.96	-4.82	-11.14	-3.55	-10.46
T <sub>ACTUAL</sub> at V <sub>COOL</sub> (5°C expected)	°C	4.98	7.66	5.76	8.10	5.33	8.86	5.94
T <sub>ACTUAL</sub> at V <sub>WARM</sub> (40°C expected)		40.02	37.79	39.76	37.43	39.40	36.82	39.48
T <sub>ACTUAL</sub> at V <sub>HOT</sub> (60°C expected)		60.04	54.56	60.37	53.68	60.02	52.21	60.4

### **Table 6. NTC Thermistors**

MANUFACTURER	PART	B-CONSTANT (25°C/50°C)	R (Ω) AT 25°C	CASE SIZE
TDK	NTCG063JF223HTBX	3380K	22k	0201
Murata	NCP03XH103F05RL	3380K	10k	0201
Murata	NCP15XH103F03RC	3380K	10k	0402
TDK	NTCG103JX103DT1	3380K	10k	0402
Cantherm	CMFX3435103JNT	3435K	10k	0402
Murata	NCP15XV103J03RC	3900K	10k	0402
Panasonic	ERT-JZEP473J	4050K	47k	0201
Panasonic	ABNTC-0402-473J-4100F-T	4100K	47k	0402
Murata	NCP15WF104F03RC	4250K	100k	0402

## **Analog Multiplexer & Power Monitor AFEs**

An external ADC can be used to measure the chip's various signals for general functionality or on-the-fly power monitoring. The MUX\_SEL[3:0] bitfield controls the internal analog multiplexer responsible for connecting the proper channel to the AMUX pin. Each measurable signal is listed below with its appropriate multiplexer channel. The voltage on the AMUX pin is a buffered output that ranges from 0V to  $V_{\mbox{\scriptsize FS}}$  (1.25V typ). The buffer has a  $50\mu\mbox{A}$  quiescent current draw and is only active when the

device's main bias is active and a channel is selected (MUX\_SEL[3:0]  $\neq$  0b0000). Disable the buffer by programming to MUX\_SEL[3:0] to 0b0000 when not actively converting the voltage on AMUX.

<u>Table 7</u> shows how to translate the voltage signal on the AMUX pin to the value of the parameter being measured.

See the *Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs* table and refer to the *Programmer's Guide* for more details.

**Table 7. AMUX Signal Transfer Functions** 

SIGNAL	MUX_SEL [3:0]	TRANSFER FUNCTION	FULL-SCALE SIGNAL MEANING (V <sub>AMUX</sub> = 1.25V)	ZERO-SCALE SIGNAL MEANING (V <sub>AMUX</sub> = 0V)
CHGIN pin voltage	0b0001	$V_{CHGIN} = \frac{V_{AMUX}}{G_{VCHGIN}}$	7.5V	0V
CHGIN pin current	0b0010	$I_{CHGIN} = \frac{V_{AMUX}}{G_{ICHGIN}}$	0.475A	0A
BATT pin voltage	0b0011	$V_{BATT} = \frac{V_{AMUX}}{G_{VBATT}}$	4.6V	0V
BATT pin charging current	0b0100	$I_{BATT(CHG)} = \frac{V_{AMUX}}{V_{FS}} \times I_{FAST-CHG}$	100% of I <sub>FAST-CHG</sub> (CHG_CC[5:0])	0% of IFAST-CHG
BATT pin discharge current	0b0101	$I_{BATT(DISCHG)} = \frac{\left(V_{AMUX} - V_{NULL}\right)}{\left(V_{FS} - V_{NULL}\right)} \times I_{DISCHG} - SCALE$	100% of  IDISCHG-SCALE (IMON_DISCHG_SCALE[3:0])	0% of IDISCHG-SCALE
BATT pin discharge current NULL	0b0110	V <sub>NULL</sub> = V <sub>AMUX</sub>	1.25V	0V
THM pin voltage	0b0111	V <sub>THM</sub> = V <sub>AMUX</sub>	1.25V	0V
TBIAS pin voltage	0b1000	V <sub>TBIAS</sub> = V <sub>AMUX</sub>	1.25V	0V
AGND pin voltage*	0b1001	V <sub>AGND</sub> = V <sub>AMUX</sub>	1.25V	0V
SYS pin voltage	0b1010	$V_{SYS} = \frac{V_{AMUX}}{G_{VSYS}}$	4.8V	0V

<sup>\*</sup>AGND pin voltage is accessed through a  $100\Omega$  (typ) pulldown resistor. Setting MUX\_SEL[3:0] to 0b0000 disables the multiplexer and changes the AMUX pin to a high-impedance state.

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

### **Measuring Battery Current**

It is possible to sample the current in the BATT pin at any time or in any mode with an external ADC. For improved accuracy, the analog circuitry used for monitoring battery discharge current is different from the circuitry monitoring battery charge current. Table 8 outlines how to determine the direction of battery current.

### **Method for Measuring Discharging Current**

- Program the multiplexer to switch to the discharge NULL measurement by changing MUX\_SEL[3:0] to 0b0110. A NULL conversion must always be performed first to cancel offsets.
- Wait the appropriate channel switching time (0.3µs typ).
- Convert the voltage on the AMUX pin and store as V<sub>NULL</sub>.
- Program the multiplexer to switch to the battery discharge current measurement by changing MUX\_ SEL[3:0] to 0b0101. A nonnulling conversion should be done immediately after a NULL conversion.
- Wait the appropriate channel switching time (0.3µs typ).

• Convert the voltage on AMUX pin and use the following transfer function to determine the discharge current.

$$I_{BATT(DISCHG)} = \frac{\left(V_{AMUX} - V_{NULL}\right)}{\left(V_{FS} - V_{NULL}\right)} \times I_{DISCHG - SCALE}$$

VFS is 1.25V (typ). IDISCHG-SCALE is programmable through IMON\_DISCHG\_SCALE[3:0]. The default value is 300mA. If smaller currents are anticipated, then IDISCHG-SCALE can be reduced for improved measurement accuracy.

### **Method for Measuring Charging Current**

- Program the multiplexer to switch to the charge current measurement by changing MUX\_SEL[3:0] to 0b0100.
- Wait the appropriate channel switching time (0.3μs typ).
- Convert the voltage on the AMUX pin and use the following transfer function to determine charging current.

$$I_{\mathsf{BATT}(\mathsf{CHG})} = \frac{V_{\mathsf{AMUX}}}{V_{\mathsf{FS}}} \times I_{\mathsf{FAST-CHG}}$$

 $V_{FS}$  is 1.25V (typ).  $I_{FAST\text{-}CHG}$  the charger's fast-charge constant-current setting and is programmable through CHG\_CC[5:0].

**Table 8. Battery Current Direction Decode** 

MEASUREMENT	CHARGING OR DISCHARGING INDICATORS				
MEASUREMENT	CHG BIT CHG_DTLS[3:0]		CHGIN_DTLS[1:0]		
Discharging Battery Current (Positive Battery Terminal Sourcing Current into the BATT pin of MAX77650/MAX77651)	Don't care	Don't care	0b00 0b01 0b10		
Charging Battery Current (Positive Battery Terminal Sinking Current from the BATT pin of MAX77650/MAX77651)	1	0b0001–0b0111	0b11		

#### **SIMO Buck-Boost**

The device has a micropower single-inductor, multiple-out-put (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size. A single inductor is used to regulate three separate outputs, saving board space while delivering better total system efficiency than equivalent power solutions using one buck and linear regulators.

The SIMO configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

#### SIMO Benefits and Features

- 3 Output Channels
- Ideal for Low-Power Designs
  - Delivers > 300mA at 1.8V from a 3.7V Input
  - ±3% Accurate Output Voltage
- Small Solution Size
  - Multiple Outputs from a Single 1.5µH (0603) Inductor
  - Small 10µF (0402) Output Capacitors
- Flexible and Easy to Use
  - Single Mode of Operation
  - Programmable Peak Inductor Current
  - · Programmable On-Chip Active Discharge
- Long Battery Life
  - High Efficiency, > 87% at 3.3V Output
  - Better Total System Efficient than Buck + LDOs
  - Low Quiescent Current, 1µA per Output
  - Low Input Operating Voltage, 2.7V (min)




Figure 18. SIMO Detailed Block Diagram

#### SIMO Control Scheme

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached ( $I_{LIM} = I_{P\_SBB}$ ). The inductor energy then discharges (M2 + M3\_x) into the output until the current reaches zero ( $I_{ZX}$ ). In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

#### **SIMO Soft-Start**

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup to  $dV/dt_{SS}$  (5mV/µs typ).

More output capacitance results in higher input current surges during startup. The following set of equations and example describes the input current surge phenomenon during startup.

The current into the output capacitor (I<sub>CSBB</sub>) during soft-start is:

$$I_{CSBB} = C_{SBB} \frac{dV}{dt_{SS}}$$
 (Equation 1)

where  $C_{SBB}$  is the capacitance on the output of the regulator, and  $dV/dt_{SS}$  is the voltage change rate of the output. The input current ( $I_{IN}$ ) during soft-start is:

$$I_{IN} = \frac{\left(I_{CSBB} + I_{LOAD}\right)^{\frac{V_{SBBx}}{V_{IN}}}}{\xi} \quad \text{(Equation 2)}$$

where  $I_{CSBB}$  is from the calculation above,  $I_{LOAD}$  is current consumed from the external load,  $V_{SBBx}$  is the output voltage, and  $V_{IN}$  is the input voltage,  $\xi$  is the efficiency of the regulator.

For example, given the following conditions, the peak input current (I<sub>IN</sub>) during soft-start is ~71mA:

#### Given:

- V<sub>IN</sub> is 3.5V
- V<sub>SBB2</sub> is 3.3V
- C<sub>SBB2</sub> = 10μF
- $dV/dt_{SS} = 5mV/\mu s$
- $R_{LOAD2} = 330\Omega (I_{LOAD2} = 3.3V/330\Omega = 10mA)$
- ξ is 80%

#### Calculation:

- $I_{CSBB} = 10\mu F \times 5mV/\mu s$  (from Equation 1)
- I<sub>CSBB</sub> = 50mA

• 
$$I_{IN} = \frac{(50\text{mA} + 10\text{mA})\frac{3.3\text{V}}{3.5\text{V}}}{0.85}$$
 (from Equation 1)

• I<sub>IN</sub> ~ 71mA

### SIMO Registers

Each SIMO buck-boost channel has a dedicated register to program its target output voltage (TV\_SBBx) and its peak current limit (IP\_SBBx). Additional controls are available for enabling/disabling the active discharge resistors (ADE\_SBBx), as well as enabling/disabling the SIMO buck-boost channels (EN\_SBBx). For a full description of bits, registers, default values, and reset conditions, refer to the *Programmer's Guide*.

#### SIMO Active Discharge Resistance

Each SIMO buck-boost channel has an active-discharge resistor ( $R_{AD\_SBBx}$ ) that is automatically enabled/disabled based on a ADE\_SBBx and the status of the SIMO regulator. The active discharge feature can be enabled (ADE\_SBBx = 1) or disabled (ADE\_SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever  $V_{SYS}$  is below  $V_{SYSUVLO}$  and above  $V_{POR}$ .

These resistors discharge the output when ADE\_SBBx = 1, and their respective SIMO channel is off. Note if the regulator is forced on through EN\_SBBx = 0b110 or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when  $V_{SYS}$  is less than 1.0V, the NMOS transistors that control the active discharge resistors lose their gate drive and become open.

## SIMO Applications Information SIMO Available Output Current

The available output current on a given SIMO channel is a function of the input voltage, output voltage, peak current limit setting, and the output current of the other SIMO channels. Maxim offers a SIMO calculator that outlines the available capacity for specific conditions. See *Support Materials* for more information on this and other engineering resources. Table 9 is an extraction from the calculator.

#### **Inductor Selection**

Choose an inductance from  $1.0\mu H$  to 2.2uH;  $1.5\mu H$  inductors work best for most designs. Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the <u>Output Capacitor Selection</u> section for more information on how to size your output capacitor in order to control ripple.

**Table 9. SIMO Available Output Current for Common Applications** 

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3
V.IN.MIN	2.7V	3.2V	3.4V
R.L.DCR	0.1Ω	0.1Ω	0.12Ω
SBB1	1V at 100mA	1.2V at 50mA	1.2V at 20mA
SBB0	1.2V at 75mA	2.05V at 100mA	2.05V at 80mA
SBB2	1.8V at 50mA	3.3V at 30mA	3.3V at 10mA
I.PEAK.0	1A	0.866A	0.5A
I.PEAK.1	1A	0.707A	0.5A
I.PEAK.2	1A	1A	0.5A
Utilized Capacity	73	79	73

<sup>\*</sup>R.C.IN = R.C.OUT =  $5m\Omega$ , L =  $1.5\mu$ H

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels ( $I_{P\_SBB}$ ). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.866A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system. For systems where the expected load currents are not well known, be conservative and choose the RMS current to be greater than or equal to the half of higher maximum peak current limit setting [I<sub>RMS</sub>>=MAX(IP\_SBB0, IP\_SBB1, IP\_SBB2)/2]. This is a safe/conservative choice because the SIMO buck-boost regulator implements a discontinuous conduction mode (DCM) control scheme, which returns the inductor current to zero each cycle.

Consider the DC-resistance (DCR), AC-resistance (ACR) and solution size of the inductor. Typically, smaller sized inductors have larger DC-resistance and larger AC-resistance that reduces efficiency and the available output current. Note that many inductor manufacturers have inductor families which contain different versions of core material in order to balance trade-offs between DCR, ACR (i.e., core losses), and component cost. For this SIMO regulator, inductors with the lowest ACR in the 1.0MHz to 2.0MHz region tend to provide the best efficiency.

See <u>Table 10</u> for examples of inductors that work well with this device. This table was created in 2016. Inductor technology advances rapidly. Always consider the most current inductor technology for new designs to achieve the best possible performance.

**Table 10. Example Inductors** 

MANUFACTURER	PART	L (µH)	I <sub>SAT</sub> (A)	I <sub>RMS</sub> (A)	DCR (Ω)	X (mm)	Y (mm)	Z (mm)
Samsung	CIGT201610EH2R2MN	2.2	2.9	2.7	0.073	2.0	1.6	1.0
Murata	DFE201610E-2R2M	2.2	2.6	1.9	0.117	2.0	1.6	1.0
Murata	DFE201610E-1R5M	1.5	2.4	3.2	0.076	2.0	1.6	1.0
Murata	DFE201210S-2R2M	2.2	2.3	1.80	0.127	2.0	1.2	1.0
Murata	DFE201210S-1R5M	1.5	2.2	2.6	0.086	2.0	1.2	1.0
Samsung	CIGT201208EH2R2MN	2.2	2.0	1.8	0.095	2.0	1.25	0.8
Murata	DFE201208S-1R5M	1.5	2.4	2.0	0.110	2.0	1.2	0.8
Murata	DFE201208S-2R2M	2.2	2.0	1.6	0.170	2.0	1.2	0.8

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **Input Capacitor Selection**

Choose the input bypass capacitance ( $C_{IN\_SBB}$ ) to be 10 $\mu$ F. Larger values of  $C_{IN\_SBB}$  improve the decoupling for the SIMO regulator.

 $C_{IN\_SBB}$  reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e.,  $\leq 5 m\Omega + \leq 500 pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the SIMO (5.5V max), use a 6.3V capacitor voltage rating.

IN SBB is a critical discontinuous current path that requires careful bypassing. When the SIMO detects that an output is below its regulation threshold, a switching cycle begins and the IN SBB current ramps up as a function of the input voltage and inductor (di/dt =  $V_{IN}$  SBB/L) until it reaches the peak current limit (IP SBB). Once IP SBB is reached, the IN SBB current falls to zero rapidly (~5ns). This rapid current decrease makes the parasitic inductance in the PGND to input capacitor to IN SBB path critical. In the PCB layout, place CIN SBB as close as possible to the power pins (IN SBB and PGND) to minimize parasitic inductance. If making connections to the input capacitor through vias, ensure that the vias are rated for the expected input current so they do not contribute excess inductance and resistance between the bypass capacitor and the power pins.

### **Boost Capacitor Selection**

Choose the boost capacitance ( $C_{BST}$ ) to be 3.3nF. Smaller values of  $C_{BST}$  (< 1nF) result in insufficient gate drive for M3. Larger values of  $C_{BST}$  (> 10nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended.

### **Output Capacitor Selection**

Choose each output bypass capacitance ( $C_{SBBx}$ ) based on the desired output voltage ripple; typical values are  $10\mu F$ . Larger values of  $C_{SBBx}$  improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance, the output voltage, and the peak current limit setting. Maxim offers a SIMO calculator to aid in the selection of the output capacitance. See *Support Materials* for more information on this and other engineering resources.

Note that most designs concern themselves with having enough capacitance on the output but there is also a maximum capacitance limitation that is calculated within the SIMO Calculator; take care not to exceed the maximum capacitance.

 $C_{SBBx}$  is required to keep the output voltage ripple small. The impedance of the output capacitor (ESR, ESL) should be very low (i.e.,  $\leq 5m\Omega + \leq 500 pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced as capacitor case sizes decrease. Due to this characteristic, it is possible for an 0603 case size capacitor to perform well, while an 0402 case size capacitor of the same value performs poorly. The SIMO regulator is stable with low output capacitance (1 $\mu$ F) but the output voltage ripple would be large; consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

SBBx is a critical discontinuous current path that requires careful bypassing. When the SIMO detects that an output is below its target, it charges the inductor to a peak current limit ( $I_{P}$  SBB) and then discharges that inductor into the output. At the moment the charge is applied to the output, the current increases rapidly and then decays relatively slowly ( $dt/dt = V_{OUT}/L$ ). This rapid current increase is a function of the drive strength setting ( $DRV_{SBB}$ ) and makes the parasitic inductance in the SBBx to output capacitor to PGND path critical. In the PCB layout, place  $C_{SBBx}$  as close as possible to SBBx and PGND to minimize parasitic inductance. If making connections to the output capacitor through vias, ensure that the vias are rated for the expected output current so they do not contribute excess inductance and resistance.

#### SIMO Switching Frequency

The SIMO buck-boost regulator utilizes a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the input voltage, output voltage, load current, and inductance. Maxim offers a SIMO calculator to aid in the understanding of the switching frequency.

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

At no load, switching frequencies can be as low as 10Hz. It is possible to get SIMO switching frequencies that are high (5.7MHz) with all of the worst-case conditions: high input voltage (4.5V), low inductance (1.0 $\mu$ H), high output voltage (5.0V), low peak current limit (0.5A), and high utilization (80% which is 90mA with these conditions). With these high switching frequencies, the SIMO efficiency is poor. The maximum switching frequencies for designs should be no more than 3MHz. For example, in the 5.7MHz example above if we change the inductance to peak current limit from 0.5A to 0.707A while leaving the load current at 90mA, then the switching frequency drops to 2.4MHz. If we put the peak current limit at 0.866A and change the inductance to 1.5 $\mu$ H, then the switching frequency drops to 1MHz which provides a "nice" efficiency.

#### **Unused Outputs**

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, inductor current dumps into an open pin, and the output voltage can soar above the absolute maximum rating, potentially causing damage to the device. If the unused output is always disabled (EN\_SBBx = 0x4 or 0x5), connect that output to ground. If an unused output can be enabled at any point during operation (such as startup or accidental software access), then implement one of the following:

- Bypass the unused output with a 1μF ceramic capacitor to ground.
- Connect the unused output to the power input (IN\_SBB). This connection is beneficial because it does not require an external component for the unused output. The power input and its capacitance receives the energy packets when the regulator is enabled and V<sub>IN\_SBB</sub> is below the target output voltage of the unused output. Circulating the energy back to the power input ensures that the unused output voltage does not fly high.
  - Note that some OTP options of the device have the active-discharge resistors enabled by default (ADE\_SBBx) such that connecting an unused output SBBx to IN\_SBB creates a 140Ω (R<sub>AD\_SBBx</sub>) to ground until software can be ran to disable the active-discharge resistor. Connecting an unused SBBx to IN\_SBB is not recommended if the regulator's active-discharge resistor is enabled by default.
- Connect the unused output to another power output that is above the target voltage of the unused output.
   In the same way as the option listed above, this connection is beneficial because it does not require an

external component for the unused output. Unlike the option above, this connection is preferred in cases where the unused output voltage bias level is always above the unused output voltage target because no energy packages are provided to the unused output.

 Note that some OTP options of the device have the active-discharge resistors enabled by default (ADE\_ SBBx). If the other power output used to bias the unused output is normally off, then the active-discharge resistor of the unused output does not create a continuous current draw. Remember that once the system is enabled, it should turn off the unused output's active-discharge resistor (ADE\_SBBx = 0).

#### LDC

The device includes one on-chip low-dropout linear regulator (LDO). This LDO is optimized to have low-quiescent current and low dropout voltage. The input voltage range of this LDO ( $V_{\mbox{\footnotesize{IN}}\mbox{}LDO}$ ) allows it to be powered directly from the main energy source such as a Li-Poly battery or from an intermediate regulator. The linear regulator delivers up to 150mA.

#### **Features**

- 150mA LDO
- 1.8V to 5.5V Input Voltage Range
- Adjustable Output Voltage
- 180mV Maximum Dropout Voltage
- Programmable On-Chip Active Discharge

#### **LDO Simplified Block Diagram**

The LDO has one input (IN\_LDO) and one output (LDO) and several ports that exchange information with the rest of the device (VREF, EN\_LDO, ADE\_LDO). VREF comes from the main bias circuits. EN\_LDO and ADE\_LDO are register bits for controlling the enable and active-discharge feature of the LDO. Refer to the *Programmer's Guide* for more information.

#### LDO Active Discharge Resistor

The LDO has an active-discharge resistor ( $R_{AD\_LDO}$ ) that automatically enables/disables based on a configuration bit (ADE\_LDO) and the status of the LDO regulator. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. The default condition of the active-discharge resistor feature is enabled such that whenever  $V_{SYS}$  is above  $V_{POR}$  and  $V_{IN\_LDO}$  is above 1.0V, the LDO active discharge resistor is turned on. Note that when  $V_{IN\_LDO}$  is less than 1.0V, the NMOS transistor that controls the LDO active discharge resistor loses its gate drive and becomes open.

#### **LDO Soft-Start**

The soft-start feature of the LDO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup (dV/dtss).

More output capacitance results in higher input current surges during startup. The equation and example describes the input current surge phenomenon during startup.

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{\mathsf{IN}} = C_{\mathsf{LDO}} \frac{\mathsf{dV}}{\mathsf{dt}_{\mathsf{SS}}} + I_{\mathsf{LDO}}$$

where  $C_{LDO}$  is the capacitance on the output of the regulator, and  $dV/dt_{SS}$  is the voltage change rate of the output. For example, given the following conditions, the input current  $(I_{IN})$  during soft-start is 22.5mA:

Given:

- $C_{IDO} = 10 \mu F$
- $dV/dt_{SS} = 1.25 \text{mV/} \mu \text{s}$
- $R_{LDO} = 185\Omega (I_{LDO} = 1.85V/185\Omega = 10mA)$

Calculation:

- $I_{IN} = 10 \mu F \times 1.25 \text{mV/} \mu \text{s} + 10 \text{mA}$
- I<sub>IN</sub> = 22.5mA

### **LDO Applications Information**

### **Input and Output Capacitor Selection**

Sufficient input bypass capacitance ( $C_{IN\_LDO}$ ) and output capacitance ( $C_{LDO}$ ) is required for stable operation of the LDO. Figure 19 provides guidance on capacitor selection and refers to required effective capacitance, which is the actual value of capacitance seen by the LDO during operation. Effective capacitance is almost always lower than the nominal capacitance and is a commonly overlooked design parameter. Determine the effective capacitance by assessing the capacitor's initial tolerance, variation with temperature, and variation with DC bias. Consult the capacitor manufacturer for specific details of derating.

Choose the input capacitor ( $C_{\text{IN\_LDO}}$ ) so that the effective capacitance is equal to or greater than the value found in Figure 19, based on expected load conditions for the application. A single 10µF, 1005/0402 (mm/inch) capacitor, is recommended for typical applications but ensure that the load current and derated capacitance does not compromise the stability curve in Figure 19. Larger values of  $C_{\text{IN\_LDO}}$  improve stability and decoupling for the LDO regulator. The floorplan of the device is such that SBB0 is adjacent to IN\_LDO, and if SBB0 powers the input of

the LDO, then the two nodes can share the SBB0 output capacitor ( $C_{SBB0}$ ).  $C_{IN\_LDO}$  reduces the current peaks drawn from the battery or input power source during LDO regulator operation.

Choose the output capacitor ( $C_{LDO}$ ) so that the effective capacitance is equal to or greater than the value found in Figure 19, based on expected load conditions for the application. A single 10µF, 1005/0402 (mm/inch) capacitor is recommended for typical applications, but ensure that the load current and derated capacitance does not compromise the stability curve in Figure 19. Larger values of  $C_{LDO}$  improve stability and output PSRR, but increases the input surge currents during soft-start and output voltage changes. The effective output capacitance should not exceed 100µF to maintain LDO stability.

For example, consider the case of the MAX77650A where:

- 1. Size is very important.
- 2. The LDO input is powered by SBB0, which is 2.05V.
- 3. The LDO output is 1.85V.
- 4. The LDO output current is ≤80mA.

A small 1005/0402 (mm/inch) capacitor such as the GRM155R60J106ME15 (Murata,  $10\mu\text{F}$ , 6.3V X5R) gives 5.7 $\mu\text{F}$  at 60°C and 5.4 $\mu\text{F}$  at -20°C with the 1.85V bias voltage and has a  $\pm$  20% tolerance, so the worst-case effective capacitance is 4.3 $\mu\text{F}$  (5.4 $\mu\text{F}$  derated by 20% tolerance). With just 4.3 $\mu\text{F}$  of capacitance at the output, Figure 19 shows the LDO is stable with load currents of  $\leq$ 35mA. To get stability at 80mA, 6 $\mu\text{F}$  is required. There are a few options to consider:

- Add more capacitors to the design.
- Replace the 1005/0402 (mm/inch) capacitor with a 1608/0603 (mm/inch) capacitor.
- Consider point-of-load capacitance in your assessment of effective capacitance. For example, if there is a point-of-load capacitor downstream from the LDO that is sufficiently close to the local LDO output capacitor, it can cover the gap. The capacitor can be considered "sufficiently close" if the PCB does not add more than 25nH and 25mΩ of extra ESR and ESL (more or less within 1").

Note the impedance of either the input or output capacitor (ESR, ESL) should be very low (i.e.,  $\leq 50 \text{m}\Omega + \leq 5 \text{nH}$ ) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.




Figure 19. LDO Capacitance for Stability




Figure 20. LDO Simplified Block Diagram

### **Current Sinks**

The device has a 3-channel current sink driver designed to drive LED's in portable devices. This block can also be used as a general-purpose current sink driver for other applications. The driver's on-time and frequency are independently programmable for each output to achieve a desired blink pattern. Alternatively, the LEDs can be continuously on (i.e., not blinking). The blink period is programmable from 0.5s to 8s,with an on-time duty cycle from 6.25% to 100%.

<u>Figure 21</u> utilizes a common set of clock dividers to drive three identical current sink modules. Refer to the *Programmer's Guide* for more information.

## **Current Sink Applications Information**

### **LED Assignment**

The three current sinks (LED0, LED1, LED2) are identical. In a typical application where a red, green, blue LED cluster is used (RGB), the assignment of the RGB elements to the LED0/1/2 pins should be done in whatever way makes the PCB layout the easiest.

#### **Unused Current Sink Ports**

If a current sink port is not utilized in a given application, connect that port to ground. Additionally, software should ensure that the unused current sink is not enabled  $(EN\_LEDx = 0)$ .




Figure 21. Current Sink Block Diagram

## I<sup>2</sup>C Serial Interface

The MAX77650 features a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX77650/MAX77651 act as slave-only devices where they rely on the master to generate a clock signal. SCL clock rates from 0Hz to 3.4MHz are supported. I<sup>2</sup>C is an open-drain bus, and therefore, SDA and SCL require pullups. Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals. Figure 22 shows the

functional diagram for the I<sup>2</sup>C based communications controller. For additional information on I<sup>2</sup>C, refer to the I<sup>2</sup>C Bus Specification and User Manual that is available for free on the Internet.

#### **Features**

- I<sup>2</sup>C Revision 3 Compatible Serial Communications Channel
- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)
- Does not utilize I2C Clock Stretching




Figure 22. I<sup>2</sup>C Simplified Block Diagram




Figure 23. I<sup>2</sup>C System Configuration




Figure 24. I<sup>2</sup>C Start and Stop Conditions

### I<sup>2</sup>C System Configuration

The I<sup>2</sup>C bus is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus in called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The MAX77650/MAX77651 I<sup>2</sup>C compatible interface operates as a slave on the I<sup>2</sup>C bus with transmit and receive capabilities.

### I<sup>2</sup>C Interface Power

The MAX77650/MAX77651 I<sup>2</sup>C interface derives its power from V<sub>IO</sub>. Typically a power input such as V<sub>IO</sub> would require a local 0.1µF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V<sub>IO</sub> and the next closest capacitor ( $\geq 0.1\mu F$ ) is less than  $100m\Omega$  in series with 10nH, then a local capacitor is not needed. Otherwise, bypass V<sub>IO</sub> to GND with a  $0.1\mu F$  ceramic capacitor.

 $V_{IO}$  accepts voltages from 1.7V to 3.6V (V<sub>IO</sub>). Cycling  $V_{IO}$  does not reset the I²C registers. When  $V_{IO}$  is less than  $V_{IOUVLO}$  and  $V_{SYS}$  is less than  $V_{SYSUVLO}$ , SDA and SCL are high impedance.

#### I<sup>2</sup>C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the <u>I2C Start and Stop Conditions</u> section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

#### I<sup>2</sup>C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See Figure 24.

A START condition from the master signals the beginning of a transmission to the MAX77650/MAX77651. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition. See the I2C Acknowledge Bit section for information on the not-acknowledge. The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general, a repeated start command is functionally equivalent to a regular start command.

When a STOP condition or incorrect address is detected, the MAX77650/MAX77651 internally disconnect SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

### I<sup>2</sup>C Acknowledge Bit

Both the I<sup>2</sup>C bus master and the MAX77650/MAX77651 (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See Figure 25. To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system

fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

The MAX77650/MAX77651 issue an ACK for all register addresses in the possible address space even if the particular register does not exist.

#### I<sup>2</sup>C Slave Address

The I<sup>2</sup>C controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See <u>Figure 26</u>. The slave address is factory programmable to one of two options. See <u>Table 11</u>. All slave addresses not mentioned in the <u>Table 11</u> are not acknowledged.




Figure 25. Acknowledge Bit




Figure 26. Slave Address Example

Table 11. I<sup>2</sup>C Slave Address Options

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR = 1)*	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001
Main Address (ADDR = 0)*	0x40, 0b 100 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
Test Mode**	0x49, 0b 100 1001	0x92, 0b 1001 0010	0x93, 0b 1001 0011

<sup>\*</sup>Perform all reads and writes on the Main Address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. Contact Maxim for more information.

### I<sup>2</sup>C Clock Stretching

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the master device. The I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The MAX77650/MAX77651 do not use any form of clock stretching to hold down the clock line.

### I<sup>2</sup>C General Call Address

The MAX77650/MAX77651 do not implement the I<sup>2</sup>C specifications general call address. If the MAX77650/MAX77651 see the general call address (0b0000\_0000), they do not issue an acknowledge.

#### I<sup>2</sup>C Device ID

The MAX77650/MAX77651 do not support the I<sup>2</sup>C Device ID feature.

### I<sup>2</sup>C Communication Speed

The MAX77650/MAX77651 are compatible with all 4 communication speed ranges as defined by the Revision 3  $I^2C$  specification:

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast Mode)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pullup resistors. Higher time constants created by the bus capacitance and pullup resistance (C x R) slow the bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the *I²C Bus Specification and User Manual* that is available for free on the Internet for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs  $5.6k\Omega$  pullup resistors, a 400kHz bus needs about a  $1.5k\Omega$  pullup resistors, and a 1MHz bus needs  $680\Omega$  pullup resistors. Note that when the open-drain bus is low, the pullup resistor is dissipating power, lower value pullup resistors dissipate more power (V2/R).

Operating in high-speed mode requires some special considerations. For a full list of considerations, see the <u>I2C Communication Speed</u> section. The major considerations with respect to the MAX77650/MAX77651:

- The I<sup>2</sup>C bus master use current source pull-ups to shorten the signal rise.
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the highspeed master code.

At power-up and after each stop condition, the MAX77650/MAX77651 input filters are set for standard mode, fast mode, and fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the <a href="Mailto:Lecommunication">Lecommunication Protocols</a> section.

<sup>\*\*</sup>When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### I<sup>2</sup>C Communication Protocols

The MAX77650/MAX77651 supports both writing and reading from its registers.

### Writing to a Single Register

<u>Figure 27</u> shows the protocol for the I<sup>2</sup>C master device to write one byte of data to the MAX77650/MAX77651. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).

- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a data byte.
- The slave updates with the new data
- The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 27. Writing to a Single Register with the Write Byte Protocol

### **Writing Multiple Bytes to Sequential Registers**

<u>Figure 28</u> shows the protocol for writing to a sequential registers. This protocol is similar to the write byte protocol above, except the master continues to write after it receives the first byte of data. When the master is done writing it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.

- The slave acknowledges the register pointer.
- The master sends a data byte.
- The slave acknowledges the data byte. The next rising edge on SDA load the data byte into its target register and the data will become active.
- Steps 6 to 7 are repeated as many times as the master requires.
- During the last acknowledge related clock pulse, the master can issue an acknowledge or a not acknowledge.
- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 28. Writing to Sequential registers X to N

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

### Reading from a Single Register

<u>Figure 29</u> shows the protocol for the I<sup>2</sup>C master device to read one byte of data to the MAX77650/MAX77651. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a repeated start command (Sr).
- The master sends the 7-bit slave address followed by a read bit (R/W = 1).
- The addressed slave asserts an acknowledge by pulling SDA low.

- The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- The master issues a not acknowledge (nA).
- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when the MAX77650/MAX77651 receive a stop they do not modify their register pointer.

### **Reading from Sequential Registers**

<u>Figure 30</u> shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission.




Figure 29. Reading from a Single Register with the Read Byte Protocol




Figure 30. Reading Continuously from Sequential Registers X to N

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

The continuous read from sequential registers protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a repeated start command (Sr).
- The master sends the 7-bit slave address followed by a read bit (R/W = 1). When reading the RTC timekeeping registers, secondary buffers are loaded with the timekeeping register data during this operation.
- The addressed slave asserts an acknowledge by pulling SDA low.
- The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.

 The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when the MAX77650/MAX77651 receive a stop, they do not modify their register pointers.

### Engaging HS-mode for operation up to 3.4MHz

<u>Figure 31</u> shows the protocol for engaging HS-mode operation. HS-mode operation allows for a bus operating speed up to 3.4MHz.

The engaging HS mode protocol is as follows:

- Begin the protocol while operating at a bus speed of 1MHz or lower
- The master sends a start command (S).
- The master sends the 8-bit master code of 0b0000 1XXX where 0bXXX are don't care bits.
- The addressed slave issues a not acknowledge (nA).
- The master may now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master can continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high speed mode, use repeated start (Sr).





Figure 31. Engaging HS Mode

## **Typical Application Circuit**



# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	OPTIONS
MAX77650EWV+T*	-40°C to +85°C	30 WLP	Samples with various OTP options
MAX77650AEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 values 2.05V/1.2V/3.3V, production device, DIDM = 0b00, CID = 0b0011**
MAX77650BEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 values 1.8V/1.2V/3.15V, production device, DIDM = 0b00, CID = 0b1110**
MAX77650CEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 values 1.8V/1.0V/1.2V, production device, DIDM = 0b00, CID = 0b1010**
MAX77650MEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 values 1.8V/1.2V/3.15V, production device, DIDM = 0b00, CID = 0b1000**
MAX77651EWV+T*	-40°C to +85°C	30 WLP	Samples with various OTP options
MAX77651AEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 values 1.8V/4.6V/3.6V, production device, DIDM = 0b01, CID = 0b0110**
MAX77651BEWVA+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 values 1.9V/3.2V/5.2V, production device, DIDM = 0b01, CID = 0b1000**

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

<sup>\*</sup>Custom samples only. Not for production or stock. Contact factory for more information.

<sup>\*\*</sup>See the Programmer's Guide for the options associated with a specified DIDM and CID.

## Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/17	Initial release	_
1	5/17	Updated Electrical Characteristics—SIMO Buck-Boost table, Typical Operating Characteristics, Table 1. Regulator Summary, Manual Reset in Features and Benefits section, Inductor Selection section, and LDO Applications Information section, added new Figure 19, removed future product notation from MAX77651AEWV+T in Ordering Information table	1, 9, 19, 25, 26, 30, 32, 36, 38, 65, 68, 79
2	6/17	Updated solution size in <i>Benefits and Features</i> section, updated <i>Absolute Maximum Ratings</i> section and Figure 18	1, 7, 63
3	7/17	Fixed typos, added common conditions to <i>Electrical Characteristics</i> tables, updated <i>Typical Operating Characteristics</i> , updated Figure 19, updated <i>Typical Application Circuit</i>	7, 10-12, 17, 18, 20, 21, 24, 30, 36, 68, 69, 79
4	7/17	Added hyperlink to <i>Programmer's Guide</i> , added MAX77650CEWV+ to <i>Ordering Information</i> table	21, 37, 40, 52, 55, 56, 59, 62, 65, 68, 71, 81
5	7/18	Updated various sections, added and removed part numbers to <i>Ordering Information</i> table	1, 7, 17-19, 23, 26, 27, 33, 35, 36, 39-42, 44, 48-51, 61, 65, 66, 68, 72, 74, 77, 78, 80, 82
6	7/18	Updated Ordering Information table	81
7	9/18	Updated Ordering Information table	81

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.