


# IRFB3256PbF


HEXFET® Power MOSFET



<b>V<sub>DSS</sub></b>	<b>60V</b>
<b>R<sub>DS(on)</sub></b>	<b>typ.</b>
	<b>2.7mΩ</b>
	<b>max.</b>
	<b>3.4mΩ</b>
<b>I<sub>D</sub> (Silicon Limited)</b>	<b>206A</b>
<b>I<sub>D</sub> (Package Limited)</b>	<b>75A</b>

## Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



G	D	S
Gate	Drain	Source

## Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	206	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	172	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	75	
I <sub>DM</sub>	Pulsed Drain Current ①	820	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	300	W
	Linear Derating Factor	2.0	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	3.3	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting torque, 6-32 or M3 screw	300 (1.6mm from case)	
		10lbf·in (1.1N·m)	

## Avalanche Characteristics

E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally Limited) ②	340	mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	A
E <sub>AR</sub>	Repetitive Avalanche Energy ①		mJ

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ⑦⑧	—	0.50	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat Greased Surface	0.50	—	
R <sub>θJA</sub>	Junction-to-Ambient	—	62	

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	29	—	mV/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1.0\text{mA}$ ①
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	2.7	3.4	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 75\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 150\mu\text{A}$
$g_{fs}$	Forward Transconductance	88	—	—	S	$V_{DS} = 25V, I_D = 75\text{A}$
$R_G$	Internal Gate Resistance	—	0.79	—	$\Omega$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 60V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 60V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$Q_g$	Total Gate Charge	—	130	195	nC	$I_D = 75\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	31	—		$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	42	—		$V_{GS} = 10V$ ④
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	88	—		$I_D = 75\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time	—	22	—	ns	$V_{DD} = 39V$
$t_r$	Rise Time	—	77	—		$I_D = 75\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	55	—		$R_G = 2.7\Omega$
$t_f$	Fall Time	—	64	—		$V_{GS} = 10V$ ④
$C_{iss}$	Input Capacitance	—	6600	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	720	—		$V_{DS} = 48V$
$C_{rss}$	Reverse Transfer Capacitance	—	400	—		$f = 1.0 \text{ MHz}, \text{ See Fig. 5}$
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	1080	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$ ⑥, See Fig. 11
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related)	—	1400	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$ ⑦

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	206	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{sM}$	Pulsed Source Current (Body Diode) ②	—	—	820	A	
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_s = 75\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	43	—	ns	$T_J = 25^\circ\text{C}$ $V_R = 51V$ ,
		—	53	—		$T_J = 125^\circ\text{C}$ $I_F = 75\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	58	—	nC	$T_J = 25^\circ\text{C}$ $\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ④
		—	65	—		$T_J = 125^\circ\text{C}$
$I_{IRR}$	Reverse Recovery Current	—	2.4	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

① Repetitive rating; pulse width limited by max. junction temperature.

② Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.12\text{mH}$

$R_G = 50\Omega$ ,  $I_{AS} = 75\text{A}$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.

③  $I_{SD} \leq 75\text{A}$ ,  $\text{di}/\text{dt} \leq 890\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .


④ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

⑤  $C_{oss \text{ eff. (TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


⑥  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

⑦  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .


⑧  $R_{\theta\text{JC}}$  value shown is at time zero.




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage







Fig 12. Maximum Avalanche Energy vs. Drain Current



**Fig 13.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Fig 14.** Typical Avalanche Current vs.Pulsewidth









**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^{\circ}\text{C}$  in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)


$$\begin{aligned} P_{D(ave)} &= 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC} \\ I_{av} &= 2\Delta T / [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS(AR)} &= P_{D(ave)} \cdot t_{av} \end{aligned}$$

**Fig 15.** Maximum Avalanche Energy vs. Temperature


**Fig. 16.** Threshold Voltage vs. Temperature**Fig. 17 -** Typical Recovery Current vs.  $di_F/dt$ **Fig. 18 -** Typical Recovery Current vs.  $di_F/dt$ **Fig. 19 -** Typical Stored Charge vs.  $di_F/dt$ **Fig. 20 -** Typical Stored Charge vs.  $di_F/dt$




**Fig 21.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 22a.** Unclamped Inductive Test Circuit




**Fig 22b.** Unclamped Inductive Waveforms




**Fig 23a.** Switching Time Test Circuit



**Fig 23b.** Switching Time Waveforms




**Fig 24a.** Gate Charge Test Circuit



**Fig 24b.** Gate Charge Waveform

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



## NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	3.56	4.83	.140	.190		
A1	0.51	1.40	.020	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11.68	12.88	.460	.507	7	
E	9.65	10.67	.380	.420	4,7	
E1	6.86	8.89	.270	.350	7	
E2	-	0.76	-	.030	8	
e	2.54	BSC	.100	BSC		
e1	5.08	BSC	.200	BSC		
H1	5.84	6.86	.230	.270		
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160		
eP	3.54	4.08	.139	.161		
O	2.54	3.42	.100	.135	3	

## LEAD ASSIGNMENTS

HEXFET  
 1 - GATE  
 2 - DRAIN  
 3 - SOURCE


IGBTs, CoPACK  
 1 - GATE  
 2 - COLLECTOR  
 3 - Emitter

DIODES  
 1 - ANODE  
 2 - CATHODE  
 3 - ANODE

## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 2000  
IN THE ASSEMBLY LINE "C"Note: "P" in assembly line position  
indicates "Lead - Free"

TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

**Qualification information<sup>†</sup>**

Qualification level	Consumer <sup>††</sup> (per JEDEC JESD47F <sup>†††</sup> guidelines )	
Moisture Sensitivity Level	TSOP-6	MSL1 (per IPC/JEDEC J-STD-020D <sup>†††</sup> )
RoHS compliant	Yes	

<sup>†</sup> Qualification standards can be found at International Rectifier's web site  
<http://www.irf.com/product-info/reliability>

<sup>††</sup> Higher qualification ratings may be available should the user have such requirements.  
 Please contact your International Rectifier sales representative for further information:  
<http://www.irf.com/whoto-call/salesrep/>

<sup>†††</sup> Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105  
 TAC Fax: (310) 252-7903  
 Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 09/2011