

# DATA SHEET NVIDIA Jetson Xavier NX Series System-on-Module Volta GPU + Carmel CPU + LPDDR4x + eMMC 5.1

### **NVIDIA Jetson Xavier NX Modules:**



**NOTE:** References to Jetson Xavier NX also apply to Jetson Xavier NX 16GB except where explicitly noted.



#### **AI Performance**

Up to 21 TOPS (INT8)

### **Volta GPU**

384 NVIDIA® CUDA® cores | 48 Tensor cores | End-to-end lossless compression | Tile Caching | OpenGL® 4.6 | OpenGL ES 3.2 | Vulkan™ 1.1<sup>6</sup> | CUDA 10 | Maximum Operating Frequency: 1100 MHz

### **Carmel CPU**

ARMv8.2 (64-bit) heterogeneous multi-processing (HMP) CPU architecture | 3x dual-core CPU clusters (six NVIDIA Carmel processor cores) connected by a high-performance system coherency interconnect fabric | L3 Cache: 4 MB (shared across all clusters)

NVIDIA Carmel (Dual-Core) Processor: L1 Cache: 128 KB L1 instruction cache (I-cache) per core; 64 KB L1 data cache (D-cache) per core | L2 Unified Cache: 2 MB per cluster | Maximum Operating Frequency: 1900 MHz

### **Audio**

Dedicated programmable audio processor | ARM Cortex A9 with NEON | PDM in/out | Industry-standard High-Definition Audio (HDA) controller provides a multi-channel audio path to the HDMI® interface

#### **Memory**

128-bit LPDDR4x DRAM | Secure External Memory Access Using TrustZone® Technology | System MMU | Maximum Operating Frequency: 1866 MHz |

Memory Size: 8GB (Xavier NX); 16GB (Xavier NX 16GB)

#### **Storage**

16 GB eMMC 5.1 Flash Storage | Bus Width: 8-bit | Maximum Bus Frequency: 200 MHz (HS400)

#### **Networking**

10/100/1000 Gigabit Ethernet | Media Access Controller (MAC)

#### **Imaging**

14 lanes (3 x4 + 1 x2 or 6 x2 or 5 x2 + 1 x4) MIPI CSI-2 | D-PHY 1.2 (2.5 Gb/s per pair, total up to 30 Gbps)

#### **Display Controller**

Two multi-mode (eDP/DP/HDMI) Serial Output Resources (SOR)

eDP 1.4a | DP 1.4 | HDMI 2.0a/b

Maximum Resolution (eDP/DP/HDMI): (up to) 3840x2160 at 60 Hz (up to 36 bpp)

### **Multi-Stream HD Video and JPEG**

#### Video Decode:

- Standards supported: H.265, H.264, VP9, VP8,
	- MPEG-4, MPEG-2, VC-1
		- o 2x 1300 MP/sec (H.265) o 2x 8K30 (H.265)
		- o 6x 4K60 (H.265)
		- o 12x 4K30 (H.265)
		- $O$  22x 1080p @ 60 (H.265)
		- $\circ$  44x 1080p @ 30 (H.265)
		- $\circ$  22x 1080p @ 30 (H.264)
- Video Encode:
	- Standards supported: H.265, H.264, VP9
		- o 2x 700 MP/sec (H.265)
		- o 2x 4K60 (H.265)
		- o 4x 4K30 (H.265)
		- o 10x 1080p @ 60 (H.265)
		- $O$  22x 1080p @ 30 (H.265)

#### **Peripheral Interfaces**

xHCI host controller with integrated PHY (up to) 1x USB 3.1, 3x USB 2.0 | PCIe 1x1 (GEN3) + 1x4 (GEN4) | SD/MMC controller (supporting eMMC 5.1, SD 4.0, SDHOST 4.0 and SDIO 3.0) | 3x UART | 2x SPI | 4x I <sup>2</sup>C | 1x CAN | 2x I<sup>2</sup>S | GPIOs

#### **Mechanical**

Module Size: 69.6 mm x 45 mm | 260 pin SO-DIMM **Connector** 

#### **Operating Requirements**

Temperature Range  $(T_J)^*$ : -25°C – 90°C | Supported Power Modes: 10W |15W | 20W | Power Input: 5V

**Note:** Refer to the Software Features section of the latest L4T Development Guide for a list of supported features; all features may not be available.

- $\textdegree$  Product is based on a published Khronos Specification and is expected to pass the Khronos Conformance Process. Current conformance status can be found at [www.khronos.org/conformance.](http://www.khronos.org/conformance)
- \* See the *Jetson Xavier NX Thermal Design Guide* for details



## Revision History





### **Table of Contents**









## <span id="page-5-0"></span>**1.0 Functional Overview**

NVIDIA® Jetson Xavier™ NX brings AI supercomputer performance to the edge in a compact system-on-module (SOM) which is smaller than a credit card. Jetson Xavier NX is built around a low-power version of the NVIDIA Xavier SoC, combining the NVIDIA Volta™ GPU architecture with 64-bit operating capability, integrated advanced multi-function video and image processing, and NVIDIA Deep Learning Accelerators.

Compute performance up to 21 TOPs (at 15W and 20W) enables the Jetson Xavier NX to run multiple neural networks in parallel and process data from multiple high-resolution sensors simultaneously. It also offers a unique combination of performance and power advantages with a rich set of I/Os, from high-speed CSI and PCIe to low-speed I<sup>2</sup>Cs and GPIOs, allowing embedded and edge computing devices that demand increased performance but are constrained by size, weight, and power budgets.

## <span id="page-5-1"></span>1.1 Volta GPU

The Graphics Processing Cluster (GPC) is a dedicated hardware block for computing, rasterization, shading, and texturing of most of the GPU's core graphics functions. The GPC is comprised of Texture Processing Clusters (TPC), with each TPC containing two Streaming Multiprocessor (SM) units, and a Raster Engine. The SM unit creates, manages, schedules, and executes instructions from many threads in parallel. Raster operators (ROPs) continue to be aligned with L2 cache slices and memory controllers. The SM geometry and pixel processing performance make it highly suitable for rendering advanced user interfaces, while the efficiency of the Volta GPU enables this performance on devices with power-limited environments.

Each SM is partitioned into four separate processing blocks (referred to as SMPs), each SMP contains its own instruction buffer, scheduler, CUDA cores, and Tensor cores. Inside each SMP, CUDA cores perform pixel/vertex/geometry shading and physics/compute calculations, and each Tensor core provides a 4x4x4 matrix processing array to perform mixed-precision fused multiply-add (FMA) mathematical operations. Texture units perform texture filtering and load/store units fetch and save data to memory. Special Function Units (SFUs) handle transcendental and graphics interpolation instructions. Finally, the PolyMorph Engine handles vertex fetch, tessellation, viewport transform, attribute setup, and stream output.

- End-to-end lossless compression
- **Tile Caching**
- Support for OpenGL 4.6, OpenGL ES 3.2, Vulkan 1.1
- Adaptive Scalable Texture Compression (ASTC) LDR profile supported
- CUDA support
- Iterated blend, ROP OpenGL-ES blend modes
- 2D BLIT from 3D class avoids channel switch
- 2D color compression
- Constant color render SM bypass
- 2x, 4x, 8x MSAA with color and Z compression
- Non-power of 2D and 3D textures, FP16 texture filtering
- FP16 shader support
- Geometry and Vertex attribute instancing
- Parallel pixel processing
- Early-z reject: Fast rejection of occluded pixels acts as multiplier on pixel shader and texture performance while saving power and bandwidth
- Video protection region
- Power saving: Multiple levels of clock gating for linear scaling of power



### **Table 1: GPU Operation**



## <span id="page-6-0"></span>1.2 Carmel CPU Complex

The CPU complex (CCPLEX) is comprised of three Carmel dual-core CPU clusters in a coherent multi-processor configuration. A high-performance System Coherency Fabric (SCF) connects all CPU clusters enabling simultaneous operation of all CPU cores (as needed) for a true heterogeneous multi-processing (HMP) environment.

Features include:

- NVIDIA Dynamic Code Optimization
- 10-wide Superscalar architecture
- Dynamic branch prediction with a Branch Target Buffer and Global History Buffer RAMs, a return stack buffer, and an indirect predictor
- Full implementation of ARMv8.2 ISA compliant architecture including:
	- o ARMv8 TrustZone
	- o ARMv8.0 Crypto ISA
	- o Trusted Memory
	- o ARMv8.2-FP16 support
- 128 KB 4-way-associative parity protected L1 instruction cache per core
- 64 KB 4-way-associative parity protected L1 data cache per core
- 2 MB 16-way-associative ECC protected L2 cache per CPU cluster
- 4 MB 16-way-associative ECC protected L3 cache (shared across all clusters)
- Performance Monitoring
- Interface to an external Generic Interrupt Controller (vGIC-400)
- Support for power management with multiple power domains

### **Table 2: CPU Operation**



### <span id="page-6-1"></span>1.3 Memory Subsystem

The Memory Subsystem (MSS) provides access to local DRAM, SysRAM, and provides a SyncPoint Interface for interprocessor signaling. The MSS supports full-speed I/O coherence by routing requests through a scalable coherence fabric. It also supports a comprehensive set of safety and security mechanisms.

Structurally, the MSS consists of:

- 1 MSS Data Backbone routes requests from clients to the MSS Hub and responses from MSS Hub to the clients.
- 2 MSS Hub receives and arbitrates among client requests, performs SMMU translation, and sends requests to MCF.



- 3 Memory Controller Fabric (MCF) performs security checks, feeds I/O coherent requests to the Scalable Coherence Fabric (SCF), and directs requests to the multiple memory channels.
- 4 Memory Controller (MC) Channels row sorter/arbiter and DRAM controllers.
- 5 DRAM I/O channel-to-pad fabric, DRAM I/O pads, and PLLs.

Jetson Xavier NX integrates a 128-bit wide LPDDR4x memory interface implemented as four 32-bit channels with x16 subpartitions. The memory controller provides a single read or write command, plus a row address to both sub-partitions in the channel to transfer 64 bytes. It also provides three independent column address bits to each sub-partition, allowing it access different 32-byte sectors of a GOB between the sub-partitions. It provides connections between a wide variety of clients, supporting their bandwidth, latency, quality-of-service needs, and any special ordering requirements that are needed. The MSS supports a variety of security and safety features and address translation for clients that use virtual addresses.

### Features:

- LPDDR4x: x32 DRAM chips
- 128-bit wide data bus
- Low latency path and fast read/response path support for the CPU complex cluster
- Support for low-power modes:
	- o Software controllable entry/exit from self-refresh, power down, and deep power down
	- o Hardware dynamic entry/exit from power down, self-refresh
	- o Pads use DPD mode during idle periods
- High-bandwidth interface to the integrated Volta GPU
- Full-speed I/O coherence with bypass for Isochronous (ISO) traffic
- System Memory-Management Unit (SMMU) for address translation based on the ARM SMMU-500
- High-bandwidth PCIe ordered writes
- AES-XTS encryption with 128-bit key

## <span id="page-7-0"></span>1.4 Memory

The Memory Controller (MC) maximizes memory utilization while providing minimum latency access for critical CPU requests. An arbiter is used to prioritize requests, optimizing memory access efficiency and utilization and minimizing system power consumption. The MC provides access to main memory for all internal devices. It provides an abstract view of memory to its clients via standardized interfaces, allowing the clients to ignore details of the memory hierarchy. It optimizes access to shared memory resources, balancing latency and efficiency to provide best system performance, based on programmable parameters.

Features:

- **TrustZone (TZ) Secure and OS-protection regions**
- System Memory Management Unit
- Dual CKE signals for dynamic power down per device
- Dynamic Entry/Exit from Self-Refresh and Power Down states

### <span id="page-7-1"></span>**Table 3: LPDDR4x Memory Bus**



### 1.5 Video Input Interfaces

### <span id="page-7-2"></span>1.5.1 MIPI Camera Serial Interface (CSI)





**Standard** 

MIPI D-PHY® v1.2 Physical Layer specification

The NVIDIA Camera Serial Interface (NVCSI) works with the Video Input (VI) unit to capture an image from a sensor, where NVCSI is a source of pixel data to VI. NVCSI works in streaming mode while VI captures the required frames using a singleshot mode of operation. All sync point generation for software is handled at VI; the delay between NVCSI and VI is negligible in software terms. NVCSI does not have a direct memory port, instead it sends the pixel data to memory through the VI.

Fifth-generation NVIDIA camera solution (NVCSI 2.0, VI 5.0, and ISP 5.0) provides a combination host that supports enhanced MIPI D-PHY (with lane deskew support) physical layer options in three 4-lane or six 2-lane configurations; or combinations of these. Each lane can support up to 16 virtual channels (VC) and supports data type interleaving.

- Virtual Channel Interleaving: VCs are defined in the CSI-2 specification and are useful when supporting multiple camera sensors. With the VC capability, a one-pixel parser (PP) can de-interleave up to 16 image streams.
- Data Type Interleaving: In HDR line-by-line mode, the sensor can output long/short exposure lines using the same VC and a different programmable data type (DT).
- Frequency Target: The parallel pixel processing rate, measured in pixels-per-clock (PPC), is increased to allow higher throughput and lower clock speeds. To support higher bandwidth without increasing the operating frequency, the host processes multiple pixels in one clock. NVCSI is capable of processing four PPCs when bits-per-pixel (BPP) is greater than 16, and eight PPC when BPP is less than or equal to 16.
- With the new streaming mode in NVCSI, one PP can handle all traffic (embedded data and image data) from one camera device, including 16 VCs.

Features:

- Supports the MIPI D-PHY v1.2 physical layer option:
	- o MIPI D-PHY supports up to 2.5 Gbits/sec per pair, for an aggregate bandwidth of 30 Gbps from 12 pairs
- Based on MIPI CSI-2 v2.0 protocol stack
- Includes six-pixel parsers (PP)
- Supports up to 16 virtual channels per active PP
- Supported input data formats:
	- o RGB: RGB888, RGB666, RGB565, RGB555, RGB444
	- o YUV: YUV422-8b, YUV420-8b (legacy), YUV420-8b
	- o RAW: RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16, RAW20
	- o DPCM (predictor 1): 14-10-14, 14-8-14, 12-8-12, 12-7-12, 12-6-12, 12-10-12, 10-8-10, 10-7-10, 10-6-10 (Predictor 2 not supported)
- Data type interleave support

#### **Table 4: CSI Pin Descriptions**







### **Table 5: Camera Pin Descriptions**







### <span id="page-10-0"></span>1.5.2 Video Input (VI)

The VI block receives data from the CSI receiver and prepares it for presentation to system memory or the dedicated image signal processor execution resources. The VI block provides formatting for RGB, YCbCr, and raw Bayer data in support of several camera user models. These models include single and multi-camera systems, which may have up to six active streams. The input streams are obtained from MIPI compliant CMOS sensor camera modules.

### <span id="page-10-1"></span>1.5.3 Image Signal Processor (ISP)

The ISP module takes data from the VI/CSI module or memory in raw Bayer format and processes it to YUV output. The imaging subsystem supports raw (Bayer) image sensors up to 24 million pixels. Advanced image processing is used to convert input to YUV data and remove artifacts introduced by high-megapixel CMOS sensors and optics with up to 30-degree CRA.

Features:

- Flexible post-processing architecture for supporting custom computer vision and computational imaging operations
- Bayer domain hardware noise reduction
- Per-channel black-level compensation
- High-order lens-shading compensation
- 3x3 color transform
- **Bad pixel correction**
- Programmable coefficients for de-mosaic with color artifact reduction Color artifact reduction: a two-level (horizontal and vertical) low-pass filtering scheme that is used to reduce/remove any color artifacts that may result from Bayer signal processing and the effects of sampling an image.
- Enhanced down scaling quality
- Edge enhancement
- Color and gamma correction
- Programmable transfer function curve
- Color-space conversion (RGB to YUV)
	- Image statistics gathering (per-channel)
		- o Two 256-bin image histograms
		- o Up to 4,096 local region averages
		- o AC flicker detection (50 Hz and 60 Hz)
		- o Focus metric block

## <span id="page-10-2"></span>1.6 Display Controller

The Jetson Xavier NX integrates a Unified Display Controller (based on the NVIDIA NVDisplay architecture) and two independent display outputs. The Display Controller includes a Pixel Processing Engine that fetches pixel data to be processed from DRAM and generates up to six windows of rasterized display-ready pixel data. The instructions for processing the pixel data are captured by the display controller's Front End (FE) logic, which then generates the individual controls for the various stages of pixel processing.



The pixel data to be processed are fetched in the Isochronous Memory Hub (IsoHub) then go through the specified pixel processing, including merging the cursor, in four pipe stages: Pre-Composition (Pre-comp); Composition (Comp); Post-Composition (Post-comp); and Raster Generation (RG). The rasterized display-ready pixel data are available for the separate panels/devices (referred to as display heads) and are fed through a multi-channel crossbar structure to the Serial Output Resources (SOR) in the Display Interface for the standard display output format, i.e., DP (Display Port) and High-Definition Multimedia Interface (HDMI).

Each of the display heads can be run at an independent clock rate and each can drive a different display resolution. Each of the six display windows (A, B, C, D, E, F) can be arbitrarily assigned to any of the display Heads as required, then connected to any one of the display heads for the desired output format.

- Integrated HDCP key storage, no external SecureROM required
- Six windows that can be assigned to any Head
- One special-purpose TrustZone protected window on Head0
- Maximum raster size: 32768 x 32768
- Maximum active region: 8192 x 8192
- Maximum input surface size: 32768 x 32768
- Maximum fetched size: 8192 x 8192
- Input surface color formats:
	- o 16-bit RGB: R4G4B4A4, R5G6B5, A1R5G5B5, and R5G5B5A1
	- o 24-bit RGB: A8R8G8B8, X8R8G8B8, A8B8G8R8, and X8B8G8R8
	- o 32-bit RGB: A2R10G10B10, A2B10G10R10, X2BL10GL10RL10\_XRBIAS, and X2BL10GL10RL10\_XVYCC
	- o 64-bit RGB: R16\_G16\_B16\_A16\_NVBIAS, and R16\_G16\_B16\_A16
	- o Packed YUV 422: Y8\_U8\_Y8\_V8\_N422, and U8\_Y8\_V8\_Y8\_N422
	- o Semi Planar YUV 422 (8, 10, 12 bpc):
		- Y8\_V8U8\_N422, Y8\_V8U8\_N422R
		- Y10\_V10U10\_N422, Y10\_V10U10\_N422R
		- Y12\_V12U12\_N422, Y12\_V12U12\_N422R
	- o Semi-planar YUV 420 (8, 10, 12 bpc):
		- Y8\_V8U8\_N420\*
		- Y10 V10U10 N420\*
		- Y12 V12U12 N420\*
	- o Semi-planar YUV 444 (8 ,10, 12 bpc):
		- Y8\_V8U8\_N444
		- Y10 V10U10 N444
		- Y12 V12U12 N444
	- o Planar YUV 420 (8, 10, 12 bpc):
		- Y8 U8 V8 N420
		- Y10\_U10\_V10\_N420
		- Y12\_U12\_V12\_N420
	- o Planar YUV 444 (8, 10, 12 bpc):
		- Y8\_U8\_V8\_N444
		- Y10\_U10\_V10\_N444
		- Y12\_U12\_V12\_N444
- Pipeline depth
	- o 16-bpc, [-1.5, 2.5] range (two range extension bits): De-gamma will clip to 0,1 immediately on the input
	- Vsync (VCOUNTER) and immediate (HCOUNTER) flip modes
	- o Immediate flip supported for RGB only
	- o Immediate flips occur at the second 8-line boundary after the current line



### **Notes:** 1. Cursor cannot be enabled on a Head unless the Head has at least one window group attached. The window group does not need to be enabled. 2. TrustZone cannot be enabled unless Head0 has at least one window group attached. This does not need to be enabled. 3. Color formats marked with an asterisk (\*) are programmed as Y\_UV in the display manuals, and then byteswapped later to be Y\_VU. 4. 10-bpc and 12-bpc YUV color formats are packed into 16-bpc containers. This effectively limits immediate flips to no faster than one every 16 lines.

### <span id="page-12-0"></span>1.6.1 HDMI and DisplayPort Interfaces



A standard DP 1.4 or High-Definition Multimedia Interface (HDMI) 2.0a/b interface is supported. These share the same set of interface pins, so either DisplayPort (DP) or HDMI can be supported natively. Each output collects the output of a display pipeline from the display controller, formats/encodes that output (to a desired format), and then streams it to an output device. Each output can provide an interface to an external device; each output can drive only a single output device at any given time. HDMI support provides a method of transferring both audio and video data; the SOR receives video from the display controller and audio from a separate high-definition audio (HDA) controller, it combines and transmits them as appropriate.

**Note:** A single CEC controller is shared between the two HDMI/DP interfaces. Both DP0 and DP1 support either DP or HDMI.

- **DisplayPort** 
	- o Multichannel audio from HDA controller, up to eight channels, 96 kHz, 24-bit
	- o DP1.4 supports HBR3 at 8.1 Gbps
	- o (up to) 540 MHz pixel clock rate (i.e., 1.62 GHz for RBR, 2.7 GHz for HBR, 5.4 GHz for HBR2, and 8.1 Gbps for HBR3.
	- o 8b/10b encoding support
	- o External dual-mode standard support
	- o Audio streaming support
- HDMI
	- o (up to) 594 MHz pixel clock
		- 8/12 bpc RGB and YUV444
		- 8/10/12 bpc YUV422
		- 8 bpc YUV420 (10/12 bpc YUV frame buffers should be output as YUV422)
	- o HDMI Vendor-Specific Info frame (VSI) packet transmission
	- o On HDMI, multichannel audio from HDA controller, up to eight channels, 192 kHz, 24-bit.
	- o Fuse calibration information for HDMI analog parameter(s)
	- o 1080i output on HDMI
- DP or HDMI connectors via appropriate external level shifting
- HDCP 2.2 and 1.4 over either DP or HDMI
- Note: refer to NVIDIA software release notes for detailed specifications.
- External Dual Mode standard (DP2HDMI passive or active adapters and adapter discovery)
- Generic info frame transmission
- Frame-packed 3D stereo mode



### **Table 6: HDMI/DisplayPort/eDP Pin Descriptions**



**Note:** (Resolution + Refresh Rate + Pixel Depth + Format) must be within specification limits to achieve support for desired pixel depth.

## <span id="page-13-0"></span>1.6.2 Embedded DisplayPort (eDP)

### **Standard**

VESA Embedded DisplayPort Standard Version 1.4a

Embedded DisplayPort (eDP) is a mixed-signal interface consisting of four differential serial output lanes and one PLL. This PLL is used to generate a high-frequency bit-clock from an input pixel clock enabling the ability to handle 10-bit parallel data



per lane at the pixel rate for the desired mode. eDP modes consist of 1.6 GHz for RBR; 2.16 GHz, 2.43 GHz, and 2.7 GHz for HBR; 3.24 GHz, 4.32 GHz, 5.4 GHz for HBR2, and 8.1 Gbps for HBR3.

**Note:** eDP has been tested according to DP1.2b PHY CTS even though eDPv1.4 supports lower swing voltages and additional intermediate bit rates. This means the following nominal voltage levels (400mV, 600mV, 800mV, 1200mV) and data rates (RBR, HBR, HBR2) are tested. This interface can be tuned to drive lower voltage swings below 400mV and can be programmed to other intermediate bit rates as per the requirements of the panel and the system designer.

The eDP block collects pixels from the output of the display pipeline, formats/encodes them to the eDP format, and then streams them to various output devices. It drives local panels only (does not support an external DP port), and it includes a small test pattern generator and CRC generator.

Features:

- 1/2/4/ lane, single link
- Additional link rates (2.16, 2.43, 3.24, 4.32 Gbps)
- Enhanced framing
- Power sequencing
- Reduced auxiliary timing
- Reduced main voltage swing
- ASSR (alternate seed scrambler reset) for internal eDP panels

<span id="page-14-0"></span>**Note:** For eDP pin information, refer to Table 5 HDMI/DisplayPort/eDP Pin Descriptions.

## 1.7 High-Definition Audio-Video Subsystem

### **Standard**

High-Definition Audio Specification Version 1.0a

The HD Audio-Video Subsystem uses a collection of functional blocks to off-load audio and video processing activities from the CPU complex, resulting in fast, fully concurrent, and highly efficient operation. This subsystem is comprised of the following:

- (2x) Multi-standard video decoder
- (2x) Multi-standard video encoder
- JPEG processing block
- Video Image Compositor (VIC)
- Audio Processing Engine (APE)
- High-Definition Audio (HDA)

### <span id="page-14-1"></span>1.7.1 Multi-Standard Video Decoder

The Jetson Xavier NX incorporates two instances of the NVIDIA Multi-Standard Video Decoder (NVDEC). This video decoder accelerates video decode, supporting low resolution mobile content, Standard Definition (SD), High Definition (HD), and UltraHD (8K, 4K, etc.) video profiles. The video decoder is designed to be extremely power efficient without sacrificing performance. The video decoder communicates with the memory controller through the video DMA which supports a variety of memory format output options. For low power operations, the video decoder can operate at the lowest possible frequency while maintaining real-time decoding using dynamic frequency scaling techniques.









Supported Video Standards - Decode

- Bitrates: 5-10 Mbps for 1080p | Less than 20 Mbps for 2160p
- \*Maximum throughput is half for YUV444 compared to YUV420
- Supports HEVC Main 12 (without monochrome)
- Supports Main 444 12 (without YUV422/YUV400)
- 2x 8K30, 6x 4K60, 12x 4K30 Subject to memory availability

### <span id="page-15-0"></span>1.7.2 Multi-Standard Video Encoder

The Jetson Xavier NX incorporates two instances of the NVIDIA Multi-Standard Video Encoder (NVENC). This multi-standard video encoder enables full hardware acceleration of various encoding standards. It performs high-quality video encoding operations for mobile applications such as video recording and video conferencing. The encode processor is designed to be extremely power efficient without sacrificing performance.

### **Table 8: Video Encoder Standards**





Supported Video Standards - Encode

- Bitrates: 5-10 Mbps for 1080p | Less than 20 Mbps for 2160p
- Maximum throughput is half for YUV444 compared to YUV420

**Note:** A/V codec, post-processing, and containers support are subject to software support; refer to NVIDIA software release notes for detailed specifications. Additional audio codecs may be supported using 3rd parties.

#### Features:

- Timestamp for Audio/Video Sync
- CBR and VBR rate control (supported in firmware)
- Programmable intra-refresh for error resiliency
- Macro-block based and bit based packetization (multiple slice)
- Motion estimation (ME) only mode

### <span id="page-16-0"></span>1.7.3 JPEG Processing Block

The JPEG processing block is responsible for JPEG (de)compression calculations (based on JPEG still image standard), image scaling, decoding (YUV420, YUV422H/V, YUV444, YUV400), and color space conversion (RGB to YUV; decode only).

Input (encode) formats:

- Pixel width: 8 bpc
- Subsample format: YUV420
- Resolution up to 16K x 16K
- Pixel pack format
	- o Semi-planar/planar for 420

#### Output (decode) formats:

- Pixel width 8 bpc
- Resolution up to 16K x 16K
- Pixel pack format
	- o Semi-planar/planar for YUV420
	- o YUY2/planar for 422H/422V
	- o Planar for YUV444
	- o Interleave for RGBA

### <span id="page-16-1"></span>1.7.4 Video Image Compositor (VIC)

VIC implements various 2D image and video operations in a power-efficient manner. It handles various system UI scaling, blending, and rotation operations, video post-processing functions needed during video playback, and advanced de-noising functions used for camera capture.

- Color Decompression
- High-quality Deinterlacing
- Inverse Teleciné
- Temporal Noise Reduction
	- o New Bilateral Filter as spatial filter
	- o Improved TNR3 algorithm
- **Scaling**
- Color Conversion
- Memory Format Conversion
- Blend/Composite
- 2D Bit BLIT operation
- **Rotation**
- Geometry transform processing
	- o Programmable nine-points controlled warp patch for distortion correction



- $\circ$  Real-time on-the-fly position generation from sparse warp map surface
- o Pincushion/barrel/moustache distortion correction
- o Distortion correction of 180- and 360-degree wide FOV lens
- o Scene perspective orientation adjustment with IPT
- o Full warp map capability
- o Non-fixed Patch size with 4x4 regions
- o External Mask bit map surface

## <span id="page-17-0"></span>1.7.5 Audio Processing Engine (APE)

The Audio Processing Engine (APE) is a self-contained unit with dedicated audio clocking that enables Ultra Low Power (ULP) audio processing. Software based post processing effects enable the ability to implement custom audio algorithms.

#### Features:

- 96 KB Audio RAM
- Audio Hub (AHUB) I/O Modules
- o 2xI2S/3xDMIC/2xDSPK Audio Hub (AHUB) Internal Modules
- Sample Rate converter
- **Mixer**
- Audio Multiplexer
- Audio De-multiplexer
- Master Volume Controller
- Multi-Channel IN/OUT
	- o Digital Audio Mixer: 10-in/5-out
		- Up to eight channels per stream
		- Simultaneous Multi-streams
			- Flexible stream routing
	- o Parametric equalizer: up to 12 bands
	- o Low latency sample rate conversion (SRC) and high-quality asynchronous sample rate conversion (ASRC)

### <span id="page-17-1"></span>1.7.6 High-Definition Audio (HDA)

### **Standard**

### Intel High-Definition Audio Specification Revision 1.0a

The Jetson Xavier NX implements an industry-standard High-Definition Audio (HDA) controller. This controller provides a multi-channel audio path to the HDMI interface. The HDA block also provides an HDA-compliant serial interface to an audio codec. Multiple input and output streams are supported.

- Supports HDMI 2.0 and DP1.4
- Support up to two audio streams for use with HDMI/DP
- Supports striping of audio out across 1,2,4<sup>[a]</sup> SDO lines
- Supports DVFS with maximum latency up to 208 us for eight channels



- Supports two internal audio codecs
	- Audio Format Support
		- o Uncompressed Audio (LPCM): 16/20/24 bits at 32/44.1/48/88.2/96/176.4/192<sup>[b]</sup> kHz
		- o Compressed Audio format: AC3, DTS5.1, MPEG1, MPEG2, MP3, DD+, MPEG2/4 AAC, TrueHD, DTS-HD

[a] Four SDO lines: cannot support one stream, 48 kHz, 16-bits, two channels; for this case, use a one or two SDO line configuration. [b] DP protocol sample frequency limitation: cannot support >96 kHz; i.e., does not support 176.4 kHz and 196 kHz.

## <span id="page-18-0"></span>1.8 Interface Descriptions

The following sections outline the interfaces available on the Jetson Xavier NX module and details the module pins used to interact with and control each interface. See the *Jetson Xavier NX Product Design Guide* for complete functional descriptions, programming guidelines, and register listings for each of these blocks.

### <span id="page-18-1"></span>1.8.1 SD/eMMC



The SecureDigital (SD)/Embedded MultiMediaCard (eMMC) controller is capable of interfacing to an external SD card or SDIO device and provides the interface for the on-module eMMC. It has a direct memory controller interface and is capable of initiating data transfers between system memory and an external card or device. It also has an AMBA Peripheral Bus (APB) slave interface to access its configuration registers. To access the on-system RAM for MicroBoot, the SD/MMC controller relies on the path to System RAM in the memory controller.

- 8-bit data interface to on-module eMMC
- 4-bit data interface for SD cards/SDIO
- Supports card interrupts for SD cards (4-bit SD modes) and SDIO devices
- Supports read wait control and suspend/resume operation for SD cards
- Supports FIFO overrun and underrun condition by stopping SD clock
- Supports addressing larger capacity SD 3.0 or SD-XC cards up to 2 TB







### <span id="page-19-0"></span>1.8.2 Universal Serial Bus (USB)



An xHCI/Device controller (named XUSB) supports the xHCI programming model for scheduling transactions and interface managements as a host that natively supports USB 3.1, USB 2.0, and USB 1.1 transactions with its USB 3.1 and USB 2.0 interfaces. The XUSB controller supports USB 2.0 L1 and L2 (suspend) link power management and USB 3.1 U1, U2, and U3 (suspend) link power managements. The XUSB controller supports remote wakeup, wake on connect, wake on disconnect, and wake on overcurrent in all power states, including sleep mode.

### 1.8.2.1 USB 2.0 Operation

Each USB 2.0 port (3x) operates in USB 2.0 high-speed mode when connecting directly to a USB 2.0 peripheral and operates in USB 1.1 full- and low-speed modes when connecting directly to a USB 1.1 peripheral. When operating in High-Speed mode, each USB 2.0 port is allocated with one High-Speed unit bandwidth. Approximately a 480 Mb/s bandwidth is allocated to each USB 2.0 port. All USB 2.0 ports operating in full- or low-speed modes share one full- and low-speed bus instance, which means 12 Mb/s theoretical bandwidth is distributed across these ports.



#### **Table 10: USB 2.0 Pin Descriptions**

### 1.8.2.2 USB 3.1 Operation

The USB 3.1 port supports:

- Generation 1 SuperSpeed USB (5 Gbps transfer rates)
- Generation 2 SuperSpeed USB (10 Gbps transfer rates)

#### **Table 11: USB 3.1 Pin Descriptions**







## <span id="page-20-0"></span>1.8.3 PCI Express (PCIe)



The Jetson Xavier NX module integrates two PCIe controllers supporting:

- Connections to two interfaces (1x1 + 1x4).
- x1 (supports Root Port only), x4 (supports Root Port or Endpoint modes) Upstream and downstream AXI interfaces that serve as the control path from the Jetson Xavier NX to the external PCIe device
- Gen3 (8 GT/s), supported on x1
- Gen4 (16 GT/s) supported on x4
- Two PCIe controllers, five lanes for a total of 144 GT/s. One controller operates in x1 mode only. The second controller can operate in x1 or x2 or x4 mode.



### **Table 12: PCIe Pin Descriptions**





**Note**: Upstream Type 1 Vendor Defined Messages (VDM) should be sent by the Endpoint Port if the Root Port also belongs to same vendor/partner; otherwise, the VDM is silently discarded.

See the *Jetson Xavier NX Product Design Guide* for supported USB 3.1/PCIe configuration and connection examples.



## <span id="page-22-0"></span>1.8.4 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) controller allows a duplex, synchronous, serial communication between the controller and external peripheral devices; it supports both Master and Slave modes of operation on the SPI bus. See the *Jetson Xavier NX Product Design Guide* for more information.

Features:

- 2x SPI Interface
- Maximum data rate: 65 Mbps in Master Mode, 50 Mbps in Slave Mode
- Master mode operation
	- o All transfer modes (Mode 0, Mode 1, Mode 2, Mode 3) supported for both transmit and receive transactions
- FIFO Size: 64 x 32 bits
- Programmable packet sizes of 4 to 32 bits
- Programmable clock phase and polarity
- Programmable delay between consecutive transfers
- Chip select controllable by software or generated by hardware on packet boundaries

#### **Table 13: SPI Pin Descriptions**



### **Figure 1: SPI Master Timing Diagram**



### **Table 14: SPI Master Timing Parameters**







### **Figure 2: SPI Slave Timing Diagram**



### **Table 15: SPI Slave Timing Parameters**



**1.** t<sub>MSU</sub> is the setup time required by the external master

**Note:** Polarity of SCLK is programmable. Data can be driven or input relative to either the rising edge (shown above) or falling edge.

### <span id="page-23-0"></span>1.8.5 Universal Asynchronous Receiver/Transmitter (UART)

The UART controller provides serial data synchronization and data conversion (parallel-to-serial and serial-to-parallel) for both receiver and transmitter sections. Synchronization for serial data stream is accomplished by adding start and stop bits to the transmit data to form a data character. Data integrity is accomplished by attaching a parity bit to the data character. The parity bit can be checked by the receiver for any transmission bit errors.



**Note:** The UART receiver input has low baud rate tolerance in 1-stop bit mode. External devices must use two stop bits.

In 1-stop bit mode, the UART receiver can lose sync between the receiver and the external transmitter resulting in data errors/corruption. In 2-stop bit mode, the extra stop bit allows the UART receiver logic to align properly with the UART transmitter.

#### Features:

- 3x UART Interface
- Synchronization for the serial data stream with start and stop bits to transmit data and form a data character
- Supports both 16450- and 16550-compatible modes. Default mode is 16450
- Device clock up to 200 MHz, baud rate of 12.5 Mbits/second
- Support for word lengths from five to eight bits, an optional parity bit and one or two stop bits
- Support for modem control inputs
- Auto sense baud detection
- Timeout interrupts to indicate if the incoming stream stopped
- Priority interrupts mechanism
- Flow control support on RTS and CTS
- SIR encoding/decoding (3/16 or 4/16 baud pulse widths to transmit bit zero)

### **Table 16: UART Pin Descriptions**



### <span id="page-24-0"></span>1.8.6 Controller Area Network (CAN)



The Jetson Xavier NX integrates the Bosch Time-Triggered Controller Area Network (M\_TTCAN) controller version 3.2.0. One independent CAN port/channel supports connectivity to one CAN network. Each port instantiates the Bosch M\_TTCAN module, a message RAM module, an APB slave interface module, interrupt aggregator, time-triggered control module, and a wake detect module. All M\_TTCAN external modules have direct connections to M\_TTCAN except for the wake detect module.

- Standard frame and extended frame transmission/reception enable
- Transfer rate: programmable bit rates up to 15 Mbps





- 0 8-byte data length, with the ability to receive the first 8 bytes when data length coding is > 8 Bytes
- 32 message buffers per channel
- Prioritization of transmit buffers
- Receive/transmit history list function
- Automatic block transmission function
- Multi-buffer receives block function
- Flexible maskable identifier filter support for two 32-bit, or four 16-bit, or eight 8-bit filters for each channel
- Programmable data bit time, communication baud rate, and sample point.
	- o As an example, the following sample-point configurations can be configured: 66.7%, 70.0%, 75.0%, 80.0%, 81.3%, 85.0%, and 87.5%
	- o Baud rates in the range of 10 kbps up to 1000 kbps can be configured
- Enhanced features:
	- o Each message buffer can be configured to operate as a transmit or a receive message buffer
	- o Transmission priority is controlled by the identifier or by mailbox number (selectable)
	- o A transmission request can be aborted by clearing the dedicated Transmit-Request flag of the concerned message buffer.
	- o Automatic block transmission (ABT) operation mode
	- o Time stamp function for CAN channels 0 to *n* in collaboration with timers
- Release from bus-off state by software
- Wake-up with integrated low-pass filter (debounce) option to prevent short glitches on CAN bus, through CAN receive signal toggling from CAN transceiver
	- o For normal operation (after wake) there is a digital filter in the CAN controller
- Listen-only mode to monitor CAN bus
- Wake-up signal to both internal and external (either interrupt signal or GPIO) to initiate power up if needed.
	- o Ready to receive the first CAN message within 10ms of wake event generated by the CAN master.
	- o Ready to transmit the first CAN message within 50ms of wake event generated by the CAN master.
- Loop back for self-test

#### **Table 17: CAN Pin Descriptions**



### <span id="page-25-0"></span>1.8.7 Inter-Chip Communication  $(I^2C)$



This general purpose I<sup>2</sup>C controller allows system expansion for I<sup>2</sup>C-based devices as defined in the NXP inter-IC-bus (I<sup>2</sup>C) specification. The I<sup>2</sup>C bus supports serial device communications to multiple devices. (4x I<sup>2</sup>C) The I<sup>2</sup>C controller handles clock source negotiation, speed negotiation for standard and fast devices, 7-bit slave address support according to the l<sup>2</sup>C protocol and supports master and slave modes of operation.

The I<sup>2</sup>C controller supports the following operating modes:

- Master Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus (Fm+, up to 1 Mbit/s).
- Slave Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus (Fm+, up to 1 Mbit/s).

#### **Table 18: I2C Pin Descriptions**







## <span id="page-26-0"></span>1.8.8 Inter-IC Sound (I <sup>2</sup>S)



The I<sup>2</sup>S controller transports streaming audio data between system memory and an audio codec. The I<sup>2</sup>S controller supports I 2S format, left-justified mode format, right-justified mode format, and DSP mode format, as defined in the Philips inter-ICsound (I<sup>2</sup>S) bus specification.

The I <sup>2</sup>S and PCM (master and slave modes) interfaces support clock rates up to 24.5760 MHz.

The I<sup>2</sup>S controller supports point-to-point serial interfaces for the I<sup>2</sup>S digital audio streams. I<sup>2</sup>S-compatible products, such as compact disc players, digital audio tape devices, digital sound processors, and those with digital TV sound may be directly connected to the I<sup>2</sup>S controller. The controller also supports the PCM and telephony mode of data-transfer. Pulse-Code-Modulation (PCM) is a standard method used to digitize audio (particularly voice) patterns for transmission over digital communication channels. The Telephony mode is used to transmit and receive data to and from an external mono CODEC in a slot-based scheme of time-division multiplexing (TDM). The I<sup>2</sup>S controller supports Bidirectional audio streams and can operate in half-duplex or full-duplex mode.

Features:

- Basic I<sup>2</sup>S modes to be supported (I<sup>2</sup>S, RJM, LJM, and DSP) in both master and slave modes
- PCM mode with short (one bit-clock wide) and long-fsync (two bit-clock wide) in both master and slave modes
- NW-mode with independent slot-selection for both transmit and receive
- TDM mode with flexibility in number of slots and slot(s) selection
- Capability to drive-out a high-z outside the prescribed slot for transmission
- Flow control for the external input/output stream

### **Table 19: TDM Timing Parameters (Slave Mode)**







**Table 20: TDM Timing Parameters (Master Mode)**



1. Maximum  $t_{FSU}$  requirement only applies while Fsync Launching on Clock Raising Edge

2. Minimum t<sub>FSH</sub> (55% TCYL + 2) requirement only applies while Fsync Launching on Clock Raising Edge; in other use cases, Minimum  $t_{FSH}$  is 2ns.

### **Table 21: I2S Pin Descriptions**



## <span id="page-27-0"></span>1.8.9 Gigabit Ethernet



The Jetson Xavier NX integrates a Realtek RTL8211FDI Gigabit Ethernet controller. The on-module Ethernet controller supports:

- 10/100/1000 Gigabit Ethernet
- IEEE 802.3u Media Access Controller (MAC)





### **Table 22: Gigabit Ethernet Pin Descriptions**

### <span id="page-28-0"></span>1.8.10 Fan

The Jetson Xavier NX includes a Pulse Width Modulator (PWM) and Tachometer functionality to enable fan control as part of a thermal solution. The PWM controller is a frequency divider with a varying pulse width. The PWM runs off a device clock programmed in the Clock and Reset controller and can be any frequency up to the device clock maximum speed of 48 MHz. The PWM gets divided by 256 before being subdivided based on a programmable value.

### <span id="page-28-1"></span>1.8.11 Pulse Width Modulator (PWM)

Jetson Xavier NX has four PWM outputs. Each PWM output is based on a frequency divider whose pulse width varies. Each has a programmable frequency divider and a programmable pulse width generator. The PWM controller supports one PWM output for each of its four instances. Each instance is allocated a 64 KB independent address space.

Frequency division is a 13-bit programmable value, and pulse division is an 8-bit value. The PWM can run at a maximum frequency of up to 408 MHz. The PWM controller can source its clock from either CLK\_M or PLLP. CLK\_M (19.2 MHz) is derived from the OSC clock (38.4 MHz). PLLP operates at 408 MHz.

The PWM clock frequency is divided by 256 before subdividing it based on the programmable frequency division value to generate the required frequency for the PWM output. The maximum output frequency that can be achieved from this configuration is 408 MHz/256 = 1.6 MHz. This 1.6 MHz frequency can be further divided using the frequency divisor in PWM.

The OSC clock is the primary/default source for the PWM IP clock. For higher PWM output frequency requirements, PLLP is the clock source (up to 408 MHz).



### **Table 23: PWM Pin Descriptions**



## <span id="page-29-0"></span>1.9 Deep Learning Accelerator (DLA)

The Deep Learning Accelerator (DLA) is a new fixed function engine used to accelerate inference operations on convolution neural networks (CNNs). The DLA supports accelerating some or all desired CNN layers such as convolution, activation, pooling, local response normalization, and full-connected layers.

### **Table 24**: **DLA Clock**



DLA hardware is comprised of the following components:

- 1. Convolution Core optimized high-performance convolution engine. Convolution operations work on two sets of data: one set of offline-trained "weights" (which remain constant between each run of inference), and one set of input "feature" data (which varies with the network's input). The convolutional engine exposes parameters to map many different sizes of convolutions onto the hardware with high efficiency.
- 2. Single Data Point Processor single-point lookup engine for activation functions.

The Single Data Point Processor (SDP) allows for the application of both linear and non-linear functions onto individual data points. This is commonly used immediately after convolution in CNN systems. The SDP has a lookup table to implement non-linear functions, or for linear functions it supports simple bias and scaling. This combination can support most common activation functions, as well as other element-wise operations, including ReLU, PReLU, precision scaling, batch normalization, bias addition, or other complex non-linear functions, such as a sigmoid or a hyperbolic tangent.

- 3. Planar Data Processor planar averaging engine for pooling. The Planar Data Processor (PDP) supports specific spatial operations that are common in CNN applications. It is configurable at runtime to support different pool group sizes, and supports three pooling functions: maximum-pooling, minimum-pooling, and average-pooling.
- 4. Cross-Channel Data Processor multi-channel averaging engine for advanced normalization functions. The Cross-channel Data Processor (CDP) is a specialized unit built to apply the local response normalization (LRN) function – a special normalization function that operates on channel dimensions, as opposed to the spatial dimensions.
- 5. Data Reshape Engines memory-to-memory transformation acceleration for tensor reshape and copy operations. The data reshape engine performs data format transformations (e.g., splitting or slicing, merging, contraction, reshape-transpose). Data in memory often needs to be reconfigured or reshaped in the process of performing inferencing on a convolutional network. For example, slice operations may be used to separate out different features or spatial regions of an image, while reshape-transpose operations (common in deconvolutional networks) create output data with larger dimensions than the input dataset.
- 6. Bridge DMA accelerated path to move data between two non-connected memory systems. The bridge DMA (BDMA) module provides a data copy engine to move data between the system DRAM and the dedicated memory interface.

## <span id="page-29-1"></span>1.10 Programmable Vision Accelerator (PVA)

The Programmable Vision Accelerator (PVA) is an application-specific instruction vector processor that implements some of the common filter loops and other common computer vision algorithms such as Harris corners, stereo disparity, and more. Each PVA cluster consists of a Cortex-R5 core along with two dedicated vector processing units, each with its own memory and DMA. The PVA can be programmed to perform several pre-defined functions using the NVIDIA Vision Programming Interface (VPI) software library.



### **Table 25: PVA Clock Operation**





## <span id="page-31-0"></span>**2.0 Power and System Management**

VIN must be supplied by the carrier board that the module is designed to connect to. All interfaces are referenced to onmodule voltage rails, additional I/O voltage is not required to be supplied to the module. See the *Jetson Xavier NX Product Design Guide* for details on connecting to each of the interfaces.





### <span id="page-31-1"></span>2.1 Power Rails

VDD\_IN must be supplied by the carrier board that the Jetson Xavier NX is designed to connect to. All Jetson Xavier NX interfaces are referenced to on-module voltage rails and no I/O voltage is required to be supplied to the module. See the *Jetson Xavier NX Product Design Guide* for details of connecting to each of the interfaces.



## <span id="page-32-0"></span>2.2 Power Domains/Islands

Jetson Xavier NX has a single three-channel INA that can measure power of CPU\_GPU\_CV combined rail, Core, and module input power.

## <span id="page-32-1"></span>2.3 Power Management Controller (PMC)

The PMC power management features enable both high speed operation and very low-power standby states. The PMC primarily controls voltage transitions for the SoC as it transitions to/from different low power modes; it also acts as a slave receiving dedicated power/clock request signals as well as wake events from various sources (e.g., SPI, I2C, RTC, USB) which can wake the system from deep sleep state. The PMC enables aggressive power-gating capabilities on idle modules and integrates specific logic to maintain defined states and control power domains during sleep and deep sleep modes.

## <span id="page-32-2"></span>2.4 Resets

If you assert reset, then the Jetson Xavier NX and onboard storage will be reset. This signal is also used for baseboard power sequencing.

## <span id="page-32-3"></span>2.5 PMIC\_BBATT

An optional back up battery can be attached to the VCC\_RTC module input to maintain the module real-time clock (RTC) when VIN is not present. This pin is connected directly to the onboard PMIC. Details of the types of backup cells that optionally can be connected are found in the PMIC manufacturer's data sheet. When a backup cell is connected to the PMIC, the RTC retains its contents and can be configured to charge the backup cell as well. RTC accuracy is 2 seconds/day.

The following backup cells may be attached to this pin:

- Super capacitor (gold cap, double layer electrolytic)
- Standard capacitors (tantalum)
- Rechargeable Lithium Manganese cells

The backup cells must provide a voltage in the range 2.5V to 3.5V. These are charged with a constant current, and a constant voltage charger that can be configured between 2.5V and 3.5V (constant voltage) output and 50 uA to 800 uA (constant current).



### **Table 27: PMIC\_BBAT Pin Descriptions**

### <span id="page-32-4"></span>2.6 Power Sequencing

The Jetson Xavier NX is required to be powered on and off in a known sequence. Sequencing is determined through a set of control signals; the SYS\_RESET<sup>\*</sup> signal (when deasserted) is used to indicate when the carrier board can power on. The following sections provide an overview of the power sequencing steps between the carrier board and Jetson Xavier NX. Refer to the *Jetson Xavier NX Product Design Guide* for system level details on the application of power, power sequencing, and monitoring. The Jetson Xavier NX and the product carrier board must be power sequenced properly to avoid potential damage to components on either the module or the carrier board system.



### <span id="page-33-0"></span>2.6.1 Power Up

During power up, the carrier board must wait until the signal SYS\_RESET\* is deasserted from the Jetson module before enabling its power; the Jetson module will deassert the SYS\_RESET\* signal to enable the complete system to boot.

**Note**: I/O pins cannot be high (>0.5V) before SYS\_RESET\* goes high. When SYS\_RESET\* is low, the maximum voltage applied to any I/O pin is 0.5V.

### **Figure 3: Power-up Sequence**



### <span id="page-33-1"></span>2.6.2 Power Down

Shutdown events can be triggered by either the module or the baseboard, but the shutdown event will always be serviced by the baseboard. To do so, the baseboard deasserts POWER\_EN, which begins the shutdown power sequence on the module. If the module needs to request a shutdown event in the case of thermal, software, or under-voltage events, it will assert SHUTDOWN\_REQ\*. When the baseboard sees low SHUTDOWN\_REQ\*, it should deassert POWER\_EN as soon as possible.

Once POWER\_EN is deasserted, the module will assert SYS\_RESET\*, and the baseboard may shut down. SoC 3.3V I/O must reach 0.5V or lower at most 1.5ms after SYS\_RESET\* is asserted. SoC 1.8V I/O must reach 0.5V or lower at most 4ms after SYS\_RESET\* is asserted.

#### **Figure 4: Power Down Sequence**



### <span id="page-33-2"></span>2.7 Power States

The Jetson Xavier NX operates in three main power modes: OFF, ON, and SLEEP. The module transitions between these states are based on various events from hardware or software. [Figure 5](#page-34-3) shows the transitions between these three states.



### <span id="page-34-3"></span>**Figure 5: Power State Transition Diagram**



### <span id="page-34-0"></span>2.7.1 ON State

The ON power state is entered from either OFF or SLEEP states. In this state, the Jetson Xavier NX module is fully functional and operates normally. An ON event must occur for a transition between OFF and ON states. The only ON EVENT currently used is a low to high transition on the POWER\_EN pin. This must occur with VDD\_IN connected to a power rail and POWER\_EN is asserted (at a logic1). The POWER\_EN control is the carrier board indication to the Jetson module that the VDD IN power is good. The carrier board should assert this high only when VDD IN has reached its required voltage level and is stable. This prevents the Jetson Xavier NX Module from powering up until the VDD IN power is stable.

### <span id="page-34-1"></span>2.7.2 OFF State

The OFF state is the default state when the system is not powered. It can only be entered from the ON state, through an OFF event. OFF events are listed in the table below.



#### **Table 28: OFF State Events**

**Note:** HW shutdown, SW shutdown, and Thermal shutdown will all assert SHUTDOWN\_REQ\* low. System on Module will not initiate power supply shutdown sequence until POWER\_EN is deasserted. POWER\_EN debounce is 1ms on Jetson Xavier NX.

### <span id="page-34-2"></span>2.7.3 SLEEP State

The SLEEP state can only be entered from the ON state. This state allows the module to quickly resume to an operational state without performing a full boot sequence. The SLEEP state also includes a low power mode SC7 (deep sleep) where the module operates only with enough circuitry powered to allow the device to resume and re-enter the ON state. During this state the output signals from the module are maintained at their logic level prior to entering the state (i.e., they do not change to a 0V level). To exit the SLEEP state a WAKE event must occur; WAKE events can occur from within the module or from external devices through various pins on the module connector.



#### **Table 29: SLEEP and WAKE Events**



## <span id="page-35-0"></span>2.8 Thermal and Power Monitoring

The Jetson Xavier NX is designed to operate under various workloads and environmental conditions. It has been designed so that an active or passive heat sink solution can be attached. The module contains various methods through hardware and software to limit the internal temperature to within operating limits. See the *Jetson Xavier NX Thermal Design Guide* for more details.

## <span id="page-35-1"></span>2.9 Overcurrent Throttling

The power monitor triggers CPU/GPU hardware throttling to keep power within budget.

- INA warning signals lite GPU throttling (50%) when VDD\_IN average power (512 samples) exceeds 15W
- INA critical signal triggers lite CPU+GPU throttling (50%) when VDD\_IN instantaneous power exceeds 18W



## <span id="page-36-0"></span>**3.0 Pin Definitions**

The function(s) for each pin on the module is fixed to a single Special-Function I/O (SFIO) or software-controlled General Purpose I/O (GPIO). The Jetson Xavier NX has multiple dedicated GPIOs and each GPIO is individually configurable as Output/Input/Interrupt sources with level/edge controls. SFIO and GPIO functionality is configured using Multi-Purpose I/O (MPIO) pads with each MPIO pad consisting of:

- An output driver with tristate capability, drive strength controls and push-pull mode, open-drain mode, or both
- An input receiver with either Schmitt mode, CMOS mode, or both
- A weak pull-up and a weak pull-down

MPIO pads are partitioned into multiple pad control groups with controls being configured for the group. During normal operation, these per-pad controls are driven by the pinmux controller registers. During deep sleep, the PMC bypasses and then resets the pinmux controller registers. Software reprograms these registers as necessary after returning from deep sleep.

Refer to the *Jetson Xavier NX Product Design Guide* for more information.

## <span id="page-36-1"></span>3.1 Power-on Reset Behavior

Each MPIO pad has a deterministic power-on reset (PoR) state. The reset state for each pad is chosen to minimize the need of additional on-board components; for example, on-chip weak pull-ups are enabled during PoR for pads which are usually used to drive active-low chip selects eliminating the need for additional pull-up resistors.

The following list is a simplified description of the Jetson Xavier NX boot process focusing on those aspects which relate to the MPIO pins:

- System-level hardware executes the power-up sequence. This sequence ends when system-level hardware releases SYS\_RESET\_N.
- The boot ROM begins executing and programs the on-chip I/O controllers to access the secondary boot device (QSPI).
- The boot ROM fetches the Boot Configuration Table (BCT) and boot loader from the secondary boot device.
- If the BCT and boot loader are fetched successfully, the boot ROM transfers control to the boot loader.
- Otherwise, the boot ROM enters USB recovery mode.

## <span id="page-36-2"></span>Sleep Behavior

Sleep is an ultra-low-power standby state in which the module maintains much of its I/O state while most of the chip is powered off. During deep sleep most of the pads are put in a state called Deep Power Down (DPD). The sequence for entering DPD is same across pads.

MPIO pads can vary during deep sleep. They differ regarding:

- Input buffer behavior during deep sleep
- o Forcibly disabled OR
- o Enabled for use as a GPIO wake event, OR
- o Enabled for some other purpose (e.g., a clock request pin)
- Output buffer behavior during deep sleep
	- o Maintain a static programmable (0, 1, or tristate) constant value OR
	- o Capable of changing state (i.e., dynamic while the chip is still in deep sleep)
- Weak pull-up/pull-down behavior during deep sleep
	- o Forcibly disabled OR
	- o Can be configured
- Pads that do not enter deep sleep
	- Some of the pads whose outputs are dynamic during deep sleep are of special type and they do not enter deep sleep (e.g., pads that are associated with PMC logic do not enter deep sleep, pads that are associated with JTAG do not enter into deep sleep any time.



<span id="page-37-0"></span>The Jetson Xavier NX has multiple dedicated GPIOs. Each GPIO can be individually configurable as an Output, Input, or Interrupt source with level/edge controls. The pins listed in the following table are dedicated GPIOs; some with alternate SFIO functionality. Many other pins not included in this list are capable of being configured as GPIOs instead of the SFIO functionality the pin name suggests (e.g., UART, SPI, I<sup>2</sup>S, etc.). All pins that can support GPIO functionality have this exposed in the Pinmux.



### **Table 30: GPIO Pin Descriptions**



<span id="page-38-0"></span>





## <span id="page-39-0"></span>**4.0 DC Characteristics**

### <span id="page-39-1"></span>4.1 Operating and Absolute Maximum Ratings

The parameters listed in following table are specific to a temperature range and operating voltage. Operating the Jetson Xavier NX beyond these parameters is not recommended.

**WARNING:** Exceeding the listed conditions may damage and/or affect long-term reliability of the part. The Jetson Xavier NX module should never be subjected to conditions extending beyond the ratings listed below.

### **Table 31: Recommended Operating Conditions**



Absolute maximum ratings describe stress conditions. These parameters do not set minimum and maximum operating conditions that will be tolerated over extended periods of time. If the device is exposed to these parameters for extended periods of time, performance is not guaranteed, and device reliability may be affected. It is not recommended to operate the Jetson Xavier NX module under these conditions.

### **Table 32: Absolute Maximum Ratings**



**Note:** kgf stands for kilogram-force.





<span id="page-40-0"></span>



## 4.2 Digital Logic

Voltages less than the minimum stated value can be interpreted as an undefined state or logic level low which may result in unreliable operation. Voltages exceeding the maximum value can damage and/or adversely affect device reliability.





### **Table 35: Open Drain Pin Type DC Characteristics**



**Note:** I2C[1,0]\_[SCL, SDA] pins pull-up to 3.3V through on module 2.2kΩ resistor. I2C2\_[SCL, SDA] pins pull-up to 1.8V through on module 2.2kΩ resistor.



## **5.0 Package Drawing and Dimensions**

<span id="page-42-0"></span>

#### **Note:**

- All dimensions are in millimeters unless otherwise specified.
- Tolerances are:  $.X \pm 0.25$ ,  $XX \pm$  is 0.1, Angle  $\pm$  is 1°

#### **Notice**

The information provided in this specification is believed to be accurate and reliable as of the date provided. However, NVIDIA Corporation ("NVIDIA") does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This publication supersedes and replaces all other specifications for the product that may have been previously supplied.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and other changes to this specification, at any time and/or to discontinue any product or service without notice. Customer should obtain the latest relevant specification before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer. NVIDIA hereby expressly objects to applying any customer general terms and conditions with regard to the purchase of the NVIDIA product referenced in this specification.

NVIDIA products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on these specifications will be suitable for any specified use without further testing or modification. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to ensure the product is suitable and fit for the application planned by customer and to do the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this specification. NVIDIA does not accept any liability related to any default, damage, costs or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this specification, or (ii) customer product designs.

No license, either express or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this specification. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. Reproduction of information in this specification is permissible only if reproduction is approved by NVIDIA in writing, is reproduced without alteration, and is accompanied by all associated conditions, limitations, and notices.

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the NVIDIA terms and conditions of sale for the product.

#### **HDMI**

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

#### **ARM**

ARM, AMBA and ARM Powered are registered trademarks of ARM Limited. Cortex, MPCore and Mali are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB

#### **OpenCL**

OpenCL is a trademark of Apple Inc. used under license to the Khronos Group Inc.

#### **Trademarks**

NVIDIA, the NVIDIA logo, and Tegra are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### **Copyright**

© 2014 – 2021 NVIDIA Corporation. All rights reserved

