MP2664



500mA, 5V USB, I²C-Controlled Battery Charger with Power Path Management for Single-Cell Li-Ion Battery in QFN Package

DESCRIPTION

The MP2664 is a highly integrated, single-cell, Li-ion/Li-polymer battery charger with system power path management for space-limited, portable applications. The MP2664 uses input power from either an AC adapter or a USB port to supply the system load and charge the battery independently. The charger features constant current pre-charge, constant current fast charge (CC) and constant voltage (CV) regulation, charge termination, and autorecharge.

The power path management function ensures continuous power to the system by automatically selecting the input, the battery, or both to power the system. This power stage features a low dropout regulator from the input to the system and a $100m\Omega$ switch from the battery to the system. Power path management separates the charging current from the system load, which allows for proper charge termination and keeps the battery in full-charge mode.

The MP2664 provides system short-circuit protection (SCP) by limiting the current from the input to the system and the battery to the system. This feature is especially critical for preventing the Li-ion battery from being damaged by excessively high currents. An onchip battery under-voltage lockout (UVLO) cuts off the path between the battery and the system the battery voltage drops below the programmable battery UVLO threshold, which prevents the Li-ion battery from being overdischarged. An integrated I²C control interface allows the MP2664 to program the charging parameters, such as input current limit, input minimum voltage regulation, charging current, battery regulation voltage, safety timer, and battery UVLO.

The MP2664 is available in a QFN-10 (2mmx2mm) package.

FEATURES


- Fully Autonomous Charger for Single-Cell Li-Ion/Li-Polymer Batteries
- Complete Power Path Management for Simultaneously Powering the System and Charging the Battery
- ±0.5% Charging Voltage Accuracy
- 13V Maximum Voltage for the Input Source
- I²C Interface for Setting Charging Parameters and Status Reporting
- Fully Integrated Power Switches and No External Blocking Diode Required
- Built-In Robust Charging Protection Including Battery Temperature Monitoring and Programmable Timer
- PCB Over-Temperature Protection (OTP)
- System Reset Function
- Built-In Battery Disconnection Function
- Thermal Limiting Regulation On-Chip
- Available in a QFN-10 (2mmx2mm) Package

APPLICATIONS

- Wearable Devices
- Smart Handheld Devices
- Fitness Accessories
- Smartwatches

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION





ORDERING INFORMATION

| Part Number* | Package | Top Marking |
|-----------------|------------------|-------------|
| MP2664GG-xxxx** | QFN-10 (2mmx2mm) | See Below |
| EVKT-MP2664 | Evaluation Kit | |

* For Tape & Reel, add suffix -Z (e.g. MP2664GG-xxxx-Z).

**"xxxx" is the register setting option. The factory default is "0000". This content can be viewed in the I²C register map. Please contact an MPS FAE to obtain an "xxxx" value.

TOP MARKING

HVY


LLL

HV: Product code of MP2664GG Y: Year code LLL: Lot number

EVALUATION KIT EVKT-MP2664


EVKT-MP2664 Kit contents: (Items below can be ordered separately)

| # | Part Number | Item | Quantity |
|---|--------------------|--|----------|
| 1 | EV2664-G-00A | MP2664 evaluation board | 1 |
| 2 | EVKT-USBI2C-02-Bag | Includes one USB to I ² C communication interface device, one USB cable, one ribbon cable | 1 |
| 3 | Online resources | Include Datasheet, User guide, Product brief, and GUI | 1 |









PACKAGE REFERENCE

PIN FUNCTIONS

| Pin # | Name | I/O | Description | |
|-------|------|-------|---|--|
| 1 | IN | Power | Input power. Place a ceramic capacitor from IN to GND, as close to the IC as possible. | |
| 2 | NTC | I | Temperature-sense input. Connect a negative temperature coefficient thermistor to NTC. Program the hot and cold temperature window with a resistor divider from VDD to NTC to GND. The charge is suspended when NTC is out of range. | |
| 3 | INT | I/O | Interrupt signal. INT can send the charging status and fault interruption to the host. INT can also disconnect the system from the battery. Pull INT from high to low for >16s.The battery FET is off and turns on automatically after >4s regardless of the INT state. The external pull-up resistor at INT must not be smaller than $300k\Omega$. | |
| 4 | VDD | Power | Internal control power supply. Connect a ceramic capacitor from VDD to GND. No external load is allowed. | |
| 5 | GND | Power | Ground. | |
| 6 | SCL | I | I^2 C interface clock. Connect SCL to the logic rail through a 10kΩ resistor. | |
| 7 | SDA | I/O | I ² C interface data. Connect SDA to the logic rail through a 10kΩ resistor. | |
| 8, 9 | BATT | Power | Battery. Place a ceramic capacitor from BATT to GND, as close to the IC as possible. | |
| 10 | SYS | Power | System power supply. Place a ceramic capacitor from SYS to GND, as close to the IC as possible. | |

ABSOLUTE MAXIMUM RATINGS (1)

| All other pins to GND0.3V to +6.0V |
|---|
| |
| Continuous power dissipation ($T_A = 25^{\circ}C$) ⁽²⁾ |
| |
| Junction temperature 150°C |
| Lead temperature (solder) 260°C |
| Storage temperature65°C to +150°C |

Recommended Operating Conditions ⁽³⁾

| Supply voltage (V _{IN}) | 4.35V to 5.5V |
|--|---------------------------|
| | (USB input) |
| I _{IN} | |
| I _{SYS} | Up to 3.2A ⁽⁵⁾ |
| I _{CHG} | Up to 455mA |
| VBATT | Up to 4.545V |
| Operating junction temp (T _J)4 | 10°C to +125°C |

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

QFN-10 (2mmx2mm)...... 80 16 °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.
- 5) Guaranteed by design.

ELECTRICAL CHARACTERISTICS

V_{IN} = 5.0V, V_{BATT} = 3.5V, T_A = 25°C, unless otherwise noted.

| Parameter | Symbol | Condition | Min | Тур | Max | Units |
|------------------------------|-------------------|--|------|-------|------|-------|
| Input Source and Battery P | | | | | | |
| Input operation voltage | V _{IN} | | 4.35 | 5 | 5.5 | V |
| Battery input voltage (6) | VBATT | | | | 4.5 | V |
| Input over-voltage | Manage | Input riging throughold | 5.85 | 6 | 6.15 | V |
| protection trigger threshold | VIN_OVP | Input rising threshold | 0.00 | O | 0.15 | v |
| Input over-voltage | | | | 350 | | m\/ |
| protection recover threshold | | | | 350 | | mV |
| Input under-voltage lockout | Varian | Input rising threshold | 3.8 | 3.9 | 4 | V |
| threshold | V_{IN_UVLO} | Input rising tilleshold | 5.0 | 5.9 | 4 | v |
| Input under-voltage lockout | | | | 170 | | mV |
| threshold hysteresis | | | | 170 | | 111.0 |
| Input vs. battery voltage | VHDRM | Input rising vs. battery | 100 | 130 | 160 | mV |
| headroom threshold | V HDRM | input rising vs. battery | 100 | 130 | 100 | 111V |
| Input vs. battery voltage | | | | | | |
| headroom threshold | | | | 85 | | mV |
| hysteresis | | | | | | |
| Battery under-voltage | | I ² C programmable range | 2.4 | | 3.1 | V |
| lockout threshold | VBATT_UVLO | Falling, programmable, REG01h, | 2.6 | 2.8 | 3 | V |
| | | bits[2:0] = 100 | 2.0 | 2.0 | 5 | v |
| Battery under-voltage | | | | 210 | | mV |
| threshold hysteresis | | | | 210 | | IIIV |
| Battery over-voltage | | Rising, higher than VBATT REG | | 130 | | |
| protection threshold | VBATT_OVP | RISING, HIGHEI UIAH VBAH_REG | | 130 | | mV |
| Battery over-voltage | | | | 70 | | IIIV |
| protection hysteresis | | | | 70 | | |
| Power Path Management | | | | | - | |
| System regulation voltage | VSYS_REG | V _{IN} = 5.5V, I _{SYS} = 10mA, I _{CHG} = 0A | 4.55 | 4.65 | 4.75 | V |
| | | REG00h, bits[2:0] = 000 - 85mA | 65 | 75 | 85 | |
| loge of a surrough line it | | REG00h, bits[2:0] = 001 - 130mA | 102 | 116 | 130 | |
| Input current limit | IIN_LIM | REG00h, bits[2:0] = 100 - 265mA | 230 | 247 | 265 | mA |
| | | REG00h, bits[2:0] = 111 - 455mA | 400 | 428 | 455 | |
| Input minimum voltage | | I ² C programmable range | 3.88 | | 5.08 | |
| regulation | Vin_min | I^2C setting V _{IN MIN} = 4.20V | 4.1 | 4.2 | 4.3 | V |
| IN to SYS switch on | _ | V = | | | | |
| resistance | RON_Q1 | V _{IN} = 5V, I _{SYS} = 100mA | | 300 | 400 | mΩ |
| | | V_{IN} = 5.5V, CEB = 0, charge | | | | |
| | | enabled, I _{CHG} = 0A, I _{SYS} = 0A | | 630 | 630 | |
| Input quiescent current | I _{IN_Q} | V_{IN} = 5.5V, CEB = 1, charge | | | | μA |
| | | disabled | | 500 | | |
| | | V _{IN} = 5V, CEB = 0, I _{SYS} = 0A, | | | | |
| | | $V_{BATT} = 4.3V$ | | 32 | | μA |
| | | V _{IN} = 0V, CEB = 1, I _{SYS} = 0A, | | | | |
| | | $V_{BATT} = 4.35V$, disable PCB OTP | | | | |
| | | function, do not include the | | 11 13 | μA | |
| | | current from external NTC resistor | | | | |
| Battery quiescent current | Ibatt_q | $V_{IN} = 0V$, CEB = 1, $I_{SYS} = 0A$, | | | | |
| | | $V_{BATT} = 4.35V$, enable PCB OTP | | | | |
| | | function, do not include the | | 20 | 24 | μA |
| | | current from external NTC resistor | | | | |
| | | $V_{BATT} = 4.5V, V_{IN} = V_{SYS} = GND,$ | | | | |
| | | FET DIS = 1, shipping mode | | 4 | 5.5 | μA |
| | 1 | | | | | |

ELECTRICAL CHARACTERISTICS (continued)

V_{IN} = 5.0V, V_{BATT} = 3.5V, T_A = 25°C, unless otherwise noted.

| Parameter | Symbol | Condition | Min | Тур | Max | Units |
|---|-------------------|--|-------|------|--------------------|-------|
| Battery FET on resistance | Ron_q2 | $V_{IN} < 2V, V_{BATT} = 3.5V,$ $I_{SYS} = 100mA$ | | 100 | 150 | mΩ |
| Battery current regulation in discharge mode | IDSCHG | I ² C programmable range | 400 | | 3200 (6) | mA |
| Battery FET switch leakage | | V_{BATT} = 4.5V, V_{IN} = V_{SYS} = GND, disconnect mode | | | 1 | μA |
| SYS reverse to BATT switch leakage | | V _{SYS} = 6V, V _{IN} = 4.5V, V _{BATT} = GND, CEB = 1 | | | 1 | μA |
| Battery FET disconnect by | t _{INT} | INT pull-low lasting time to turn off the battery FET | | 16 | | S |
| INT ⁽⁶⁾ | | Battery FET off lasting time before turn-on | | 4 | | |
| Battery Charger | | | | | 1 | |
| Battery charge voltage | | I ² C programmable range | 3.6 | | 4.545 | V |
| regulation | VBATT_REG | REG04h, bits[7:2] = 101000 | 4.179 | 4.2 | 4.221 | |
| J | | REG04h, bits[7:2] = 110010 | 4.328 | 4.35 | 4.372 | |
| | | $V_{IN} = 5V, V_{BATT} = 3.8V, I^2C$ programmable range | 8 | | 535 ⁽⁶⁾ | mA |
| Fast charge current | lcc | V _{IN} = 5V, V _{BATT} = 3.8V, I _{CC_SETTING} = 93mA | 88 | 93 | 98 | |
| r ast charge current | ICC | $V_{IN} = 5V, V_{BATT} = 3.8V,$ $I_{CC_SETTING} = 246mA$ | 232 | 248 | 263 | |
| | | $V_{IN} = 5V$, $V_{BATT} = 3.8V$, $I_{CC_SETTING} = 399mA$ | 376 | 401 | 440 | |
| Junction temperature regulation ⁽⁶⁾ | T_{J_REG} | REG06h, bits[1:0] = 11 - 120°C | | 120 | | °C |
| | | I ² C programmable range | 6 | | 27 | mA |
| Pre-charge current | I _{PRE} | I _{PRE_SETTING} = 6mA, REG03h, bits[1:0] = 00 | 2.5 | 4.7 | | mA |
| | | I _{PRE_SETTING} = 20mA, REG03h, bits[1:0] = 10 | 14 | 18 | 22 | mA |
| | | I _{CC_SETTING} ≤ 263mA, (REG02h, bit[4] = 0), REG03h, bits[1:0] = 00 | 5 | 7 | 9 | mA |
| | | I _{CC_SETTING} ≤ 263mA, (REG02h, bit[4] = 0), REG03h, bits[1:0] = 01 | 10 | 13.5 | 17 | mA |
| | | I _{CC_SETTING} ≤ 263mA, (REG02h, bit[4] = 0), REG03h, bits[1:0] = 10 | 16 | 20 | 24 | mA |
| Charge termination current | I _{TERM} | I _{CC_SETTING} ≤ 263mA, (REG02h, bit[4] = 0), REG03h, bits[1:0] = 11 | 22 | 27 | 32 | mA |
| threshold | ΠERM | I _{CC_SETTING} ≤ 280mA, (REG02h, bit[4] = 1), REG03h, bits[1:0] = 00 | 10 | 13.5 | 17 | mA |
| | | I _{CC_SETTING} ≤ 280mA, (REG02h, bit[4] = 1), REG03h, bits[1:0] = 01 | 22 | 27 | 32 | mA |
| | | I _{CC_SETTING} ≤ 280mA, (REG02h, bit[4] = 1), REG03h, bits[1:0] = 10 | 34 | 42 | 49 | mA |
| | | I _{CC_SETTING} ≤ 280mA, (REG02h, bit[4] = 1), REG03h, bits[1:0] = 11 | 46 | 55 | 64 | mA |
| Charge termination current | Iterm_hys | I _{CC_SETTING} ≤ 263mA, (REG02h, bit[4] = 0), REG03h, bits[1:0] = 10 | | | | |
| threshold hysteresis | TERM_HIS | I _{CC_SETTING} ≤ 280mA, (REG02h, bit[4] = 0), REG03h, bits[1:0] = 10 | | | | |

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5.0V, V_{BATT}=3.5V, T_A = 25^{\circ}C$, unless otherwise noted.


| Parameter | Symbol | Condition | Min | Тур | Max | Units |
|--|-------------------------|--|------------|------------|------------|-------|
| Pre-charge to fast charge threshold | VBATT_PRE | VBATT rising, set VBATT_PRE = 3V | 2.8 | 3 | 3.1 | V |
| Pre-charge to fast charge threshold hysteresis | | | | 90 | | mV |
| Auto-recharge battery voltage threshold | VRECH | REG04h, bit[0] = 0 REG04h, bit[0] = 1 | 120 260 | 160 300 | 200 365 | mV |
| Thermal Protection | | | | | | |
| Thermal shutdown threshold (6) | TJ_SHDN | Rising | | 150 | | °C |
| Thermal shutdown hysteresis ⁽⁶⁾ | | | | 20 | | °C |
| NTC output current | INTC | CEB = 0, NTC = 3V | -100 | 0 | +100 | nA |
| NTC cold temperature rising threshold | Vcold | As a percentage of VDD | 63 | 65 | 67 | % |
| NTC cold temperature rising threshold hysteresis | | | | 30 | | mV |
| NTC hot temperature falling threshold | Vнот | As a percentage of VDD | 31 | 33 | 35 | % |
| NTC hot temperature falling threshold hysteresis | | | | 70 | | mV |
| NTC hot temperature falling threshold for PCB OTP | V _{HOT_PCB} | As a percentage of V_{DD} | 30 | 32 | 34 | % |
| NTC hot temperature falling threshold hysteresis for PCB OTP | | | | 85 | | mV |
| Logic I/O Pin Characteristic | S ⁽⁶⁾ | | | | | |
| Low logic voltage threshold | VL | | | | 0.4 | V |
| High logic voltage threshold | V _H | | 1.3 | | | V |
| I ² C Interface (SDA, SCL) ⁽⁶⁾ | | | | | | |
| Input high voltage level | VIH | V _{PULL_UP} = 1.8V, SDA and SCL | 1.3 | | | V |
| Input low voltage level | VIL | V _{PULL_UP} = 1.8V, SDA and SCL | | | 0.4 | V |
| Output low voltage level | Vol | Isink = 5mA | | | 0.4 | V |
| I ² C clock frequency | Fscl | | | | 400 | kHz |
| Clock Frequency and Watc | | r | | | | |
| Clock frequency | FCLK | | | 32 | | kHz |
| Watchdog timer | twdt | Programmable, REG05h, bits[5:4] = 11 | | 160 | | s |

Note:

6) Guaranteed by design.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 5V, T_A = 25°C, I_{IN_LIM} = 455mA, I_{CC} = 246mA, V_{IN_MIN} = 4.6V, unless otherwise noted.




MP2664 Rev. 1.1 6/3/2021 MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.


TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 5V$, $T_A = 25^{\circ}C$, $I_{IN_LIM} = 455mA$, $I_{CC} = 246mA$, $V_{IN_MIN} = 4.6V$, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 5V, T_A = 25°C, I_{IN_LIM} = 455mA, I_{CC} = 246mA, V_{IN_MIN} = 4.6V, unless otherwise noted.





MP2664 Rev. 1.1 6/3/2021

CH1: VIN

CH2: Isys 100mA/div.

CH3: Vsys 1V/div.


СН4: Іватт 100mA/div.

1V/div.

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 5V$, $T_A = 25^{\circ}$ C, $I_{IN_LIM} = 455$ mA, $I_{CC} = 246$ mA, $V_{IN_MIN} = 4.6V$, unless otherwise noted.




MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 5V$, $T_A = 25^{\circ}C$, $I_{IN_LIM} = 455mA$, $I_{CC} = 246mA$, $V_{IN_MIN} = 4.6V$, unless otherwise noted.






NTC Falling


PCB OTP @ Charge Mode



PCB OTP @ Discharge Mode



VIN OVP Operation



mps

FUNCTIONAL BLOCK DIAGRAM




Figure 2: Function Block Diagram

OPERATION

The MP2664 is an I²C-controlled, single-cell, Liion or Li-polymer battery charger with complete power path management. The full-charge function features constant current pre-charge (PRE-C), constant current fast-charge (CC) and constant voltage (CV) regulation, charge termination, auto-recharge, and a built-in timer. The power path function allows the input source to power the system and charge the battery simultaneously. If there is a conflict in meeting both the system load and battery charging current, the IC reduces the charging current automatically or uses the battery as a supplemental power to satisfy the system load.

The IC integrates a $300m\Omega$ low-dropout (LDO) FET between IN and SYS and a $100m\Omega$ battery FET between SYS and BATT.

In charging mode, the on-chip $100m\Omega$ battery FET works as a full-featured linear charger with constant current pre-charging, constant current fast-charging and constant-voltage charging, charge termination, auto-recharging, NTC monitoring, built-in timer control, and thermal protection. The charge current can be programmed via the l²C interface. The IC limits the charge current when the die temperature exceeds the thermal regulation threshold (120°C default).

In supplement mode, the $100m\Omega$ battery FET is fully turned on to connect the battery to the system load when the input power is not enough to power the system load. When the input is removed, the $100m\Omega$ battery FET is also fully turned on, allowing the battery to power up the system.

When the system load is satisfied, the remaining current is used to charge the smart power path management battery. The IC reduces the charging current or uses power from the battery to satisfy the system load when its demand is over the input power capacity.

Figure 3 shows the power path management structure of the MP2664.




Figure 3: Power Path Management Structure

Power Supply


The internal bias circuit of the IC is powered from IN or BATT, whichever voltage is higher. When IN or BATT exceeds the respective under-voltage lockout (UVLO) threshold, the sleep comparator, battery depletion comparator, and the battery FET driver are active. The I²C interface is ready for communication, and all registers are reset to the default value. The host can access all registers.

Input OVP and UVLO

The MP2664 has an input over-voltage protection (OVP) threshold and an input UVLO threshold. Once the input voltage (V_{IN}) exits the normal input voltage range, the Q1 FET is turned off immediately.

When V_{IN} is identified as a good source, a 200µs immunity timer becomes active. If V_{IN} is still sufficient until the 200µs timer expires, the system starts up. Otherwise, Q1 remains off.

Figure 4 depicts the operation profile.



Profile

Power Path Management

The IC employs a direct power path structure with the battery FET, which decouples the system from the battery and allows for separate control between the system and the battery. The system is given priority to start up even with a deeply discharged or missing battery. When the input power is available, even with a depleted battery, the system voltage (V_{SYS}) is always regulated to V_{SYS_REG} by the integrated LDO FET.

The direct power structure is composed of a frond-end LDO FET between IN and SYS and a battery FET between SYS and BATT (see Figure 3). The LDO FET and battery FET can be controlled by the I^2C .

| FET On/Off | Hi-Z Mode and C | harge Control |
|------------------------------|-----------------|---------------|
| Changed By Control | Set EN_HIZ to 1 | Set CEB to 1 |
| LDO FET | OFF | Х |
| Battery FET (charging) | х | OFF |
| Battery FET (discharging) | х | х |

Table 1: FET Control by I²C

The input LDO (using an LDO FET) provides power to the system, which drives the system load directly and charges the battery through the battery FET.


For the system voltage control, when V_{IN} is above V_{SYS_REG} , V_{SYS} is regulated to V_{SYS_REG} .

When V_{IN} is below V_{SYS_REG} , the LDO FET is fully on with the input current limit.

Battery Charge Profile

The IC provides three main charging phases: constant current pre-charge, constant current fast-charge, and constant-voltage charge (see Figure 5).

- 1. Phase 1 (constant current pre-charge): The IC is able to pre-charge the deeply depleted battery safely until the battery voltage (V_{BATT}) reaches the pre-charge to the fast-charge pre-charge threshold (V_{BATT PRE}). The current is programmable via REG03h, bits[1:0]. If V_{BATT_PRE} is not reached before the pre-charge timer (1hr) expires, the charge cvcle is stopped. and а corresponding timeout fault signal is asserted.
- <u>Phase 2 (constant current fast charge)</u>: When V_{BATT} exceeds V_{BATT_PRE}, the IC enters a constant current fast-charge phase. The fast-charge current can be programmable via REG02h, bits[4:0].
- <u>Phase 3 (constant-voltage charge)</u>: When V_{BATT} rises to the pre-programmable charge full voltage (V_{BATT_REG}) set via REG04h, bits[7:2], the charge mode changes from CC mode to CV mode, and the charge current begins to taper off.



Assuming that the termination function (EN_TERM) is set via REG05h, bit[6] = 1, the charge cycle is considered to be complete when the following conditions are valid:

- The charge current (I_{BATT}) reaches the end of charge (EOC) current threshold (I_{TERM}), and the 2.5ms delay timer is initiated.
- During the 2.5ms delay period, I_{BATT} is always smaller than I_{TERM} + I_{TERM_HYS}.

The charge status is marked as complete once the 2.5ms delay timer expires.

The charge current is terminated at the same time if TERM_TMR is set via REG05h, bit[0] = 0; otherwise, the charge current continues tapering off.

If $EN_TERM = 0$, the termination function is disabled, and the above actions will not occur (see Table 2).

 Table 2: Termination Function Selection Table

| EN TERM | TERM TMR | After I _{BATT} Iterm in C | |
|---------|----------|---------------------------------------|------------------|
| | | Operation | Charge Status |
| 0 | х | Keep CV charge | Charge |
| 1 | 0 | Charge complete | Charge complete |
| 1 | 1 | Keep CV charge | Charge complete |

During the charging process, the actual charge current may be less than the register setting due to other loop regulations, such as dynamic power management (DPM) regulation (input voltage, input current) or thermal regulation. If the input current (I_{IN}) or V_{IN} reach their limits during the CV charge, the charge-full termination is not influenced when the charge current is not as close to the EOC current specification.

A new charge cycle starts once all of the following conditions are valid:

- The input power is recycled
- Battery charging is enabled by the I²C
- Auto-recharge kicks in
- No thermistor fault at NTC
- No safety timer fault

- No battery over-voltage
- BATT FET is not forced to turn off

Automatic Recharge

When the battery is fully charged and the charging is terminated, the battery may be discharged due to system consumption or self-discharge. When V_{BATT} is discharged below the recharge threshold and V_{IN} is still in the operation range, the IC begins another new charging cycle automatically without having to restart the charging cycle manually.

The auto-recharge function is valid only when $EN_TERM = 1$ and $TERM_TMR = 0$.

Battery Over-Voltage Protection (OVP)

The IC is designed with a built-in battery overvoltage (OV) limit about 130mV above $V_{\text{BATT}_{REG}}$. When a battery OV event occurs, the IC suspends charging immediately and asserts a fault.

Input Current and Input Voltage-Based Power Management

To meet the input source (typically USB) maximum current-limit specification, the IC uses input current-based power management by monitoring I_{IN} continuously. The total I_{IN} limit can be programmed via the I^2C to prevent the input source from overloading.


If the pre-set I_{IN} limit is greater than the input source rating, back-up V_{IN} -based power management also works to prevent the input source from being overloaded. If either the I_{IN} limit or the V_{IN} limit is reached, the Q1 FET between IN and SYS are regulated so that the total input power is limited. As a result, V_{SYS} drops. Once the system declines to the minimum value of 4.56V or V_{IN} -160mV, the charge current is reduced to prevent V_{SYS} from dropping further.

Voltage-based DPM regulates V_{IN} to V_{IN_MIN} when the load is over the input power capacity. V_{IN_MIN} set via the I²C should be at least 400mV higher than V_{BATT_REG} to ensure stable operation of the regulator.

.1 MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

Battery Supplement Mode

The charge current is reduced to keep the I_{IN} or V_{IN} in regulation when DPM occurs. If the charge current is 0A and the input source is still overloaded due to a heavy system load, then V_{SYS} starts to fall off. Once V_{SYS} falls below V_{BATT}, the IC enters battery supplement mode. When V_{SYS} is 30mV below V_{BATT}, ideal diode mode is enabled. The battery FET is regulated to maintain V_{BATT} - V_{SYS} at 22.5mV. If the supplement current I_{DSCHG} x R_{ON_BATT} is above 22.5mV, the battery FET is fully turned on to keep the ideal forward voltage. When the system load decreases, once V_{SYS} exceeds V_{BATT} + 20mV, ideal diode mode is disabled. Figure 6 shows the dynamic power management and battery supplement mode operation profile.





When V_{IN} is not available, the IC operates in discharge mode, and the battery FET is always fully on to reduce loss.

Battery Regulation Voltage

The battery voltage for the constant-voltage regulation phase is $V_{\text{BATT}_\text{REG}}.$ When $V_{\text{BATT}_\text{REG}}$ is

4.2V, it has a $\pm 0.5\%$ accuracy across the ambient temperature range of 0°C to 50°C. When the battery is removed, the battery voltage is between V_{BATT_REG} - V_{RECH} and V_{BATT_REG}.

Thermal Regulation and Thermal Shutdown

The IC continuously monitors the internal junction temperature to maximize power delivery and prevent the chip from overheating. When the internal junction temperature reaches the preset limit of T_{J REG} (default 120°C), the IC reduces the charge current to prevent higher dissipation. multiple power The thermal regulation thresholds from 60°C to 120°C help the system design meet the thermal requirement in different applications. The junction temperature regulation threshold can be set via REG06h, bits[1:0].

If the junction temperature reaches 150°C, both Q1 and Q2 are turned off.

Negative Temperature Coefficient (NTC) Temperature Sensor

NTC allows the IC to sense the battery temperature using the thermistor (typically available in the battery pack) to ensure a safe operating environment for the chip. A resistor with an appropriate value should be connected from VDD to NTC, and the thermistor should be connected from NTC to ground. The voltage on NTC is determined by the resistor divider, whose divide ratio depends on the temperature. The IC sets a predetermined upper and lower bound of the divide ratio internally for NTC cold and NTC hot. In the MP2664, the I²C default setting is the PCB OTP. The function can be changed through the I²C (see Table 3).

Table 3: NTC Function Selection Table

| l ² C | Control | Function | | |
|------------------|------------|----------|--|--|
| EN_NTC | EN_PCB OTP | Function | | |
| 0 | х | Disabled | | |
| 1 | 1 | NTC | | |
| 1 | 0 | PCB OTP | | |

When PCB OTP is selected, if the NTC voltage (V_{NTC}) is below the NTC hot threshold, both the LDO FET and battery FET are turned off. The PCB OTP fault sets the NTC FAULT status (REG08h, bit[1]) to 1 to indicate the fault. Operation resumes once V_{NTC} exceeds the NTC hot threshold.

The NTC function only works in charge mode. Once V_{NTC} goes out of the divide ratio (the temperature is outside the safe operating range), the IC stops the charging and reports it on the status bits. Charging resumes automatically once the temperature returns to within the safe range.

Safety Timer

The IC provides both a pre-charge and a fastcharge safety timer to prevent extended charging cycles due to abnormal battery conditions. The safety timer is 1 hour when VBATT is below VBATT PRE. The fast-charge safety timer begins when the battery enters constant current fast charging. The fast-charge safety timer can be programmed via the I²C. The safety timer feature can be disabled via the I^2C .

The following actions can restart the safety timer:

- A new charge cycle is initiated .
- Charge enable toggling •
- Hi-Z disable toggling

Host Mode and Default Mode

The IC is a host-controlled device. After the power-on reset (POR), the IC starts in the watchdog timer expiration state or default mode. All of the registers are in the default settings.

Any write to the IC changes it to host mode. All charge parameters are programmable. If the watchdog timer (REG05h, bits[5:4]) is not disabled, the host must reset the watchdog timer regularly by writing 1 to the REG01h, bit[6] before the watchdog timer expires to keep the device in host mode. Once the watchdog timer expires, the IC returns to default mode. The watchdog timer limit can also be programmed or disabled by the host control. When there is no V_{IN}, the watchdog timer is suspended (see Figure 19 on page 31).

The operation can also be changed to default mode when one of the following conditions occur:

- Refresh input without battery •
- Re-insert battery with no VIN •
- Register reset REG01h, bit[7] is reset

Battery Discharge Function

If battery is connected and the input source is missing, the battery FET is fully on once V_{BATT} is above the $V_{BATT UVLO}$ threshold. The $100m\Omega$ battery FET minimizes conduction loss during discharge. The quiescent current of the IC is as low as 11µA in this mode. The low on resistance and low quiescent current help extend the running time of the battery.

Over-Discharge Current Protection

The IC has an over-discharge current protection in discharge mode and supplement mode. Once exceeds the programmable IBATT discharge current limit (default 2A), the battery FET turns off after a 60µs delay, and the MP2664 enters hiccup mode in over-current protection (OCP). The discharge current can be programmed high to 3.2A via the I²C. If the discharge current goes high to reach the internal fixed current limit (about 3.7A), the battery FET is turned off and starts hiccup mode immediately.

Similarly, when V_{BATT} falls below the programmable V_{BATT UVLO} threshold (default 2.8V), the battery FET is turned off to prevent over-discharge.

System Short-Circuit Protection (SCP)

The MP2664 features SYS node short-circuit protection (SCP) for the IN to SYS path and the BATT to SYS path.

V_{SYS} is monitored continuously. If V_{SYS} is below 1.5V, the system (SCP) for the IN to SYS path and the BATT to SYS path are active. IDSCHG is decreased to half of its original value.

1) IN to SYS path: Once I_{IN} exceeds the protection threshold, both the LDO FET and the battery FET are turned off immediately, and the IC enters hiccup mode. Otherwise, the max current limit and the setting input current limit are not reached, and I_{IN} is regulated at I_{IN LIM}.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

Hiccup mode also starts after a 60µs delay. The hiccup mode interval is 800µs.

 <u>BATT to SYS path:</u> Once I_{BATT} exceeds the 3.7A protection threshold, both the LDO FET and the battery FET are turned off immediately, and the IC enters hiccup mode. When the battery discharge current limit threshold is reached, hiccup mode starts after a 60µs delay. The hiccup mode interval is 800µs.

If a system short-circuit occurs when both the input and battery are present, the protection mechanism of both paths work, with the faster one dominating the hiccup operation (see Figure 22 on page 34).

Interrupt to Host (INT)

The IC has an alert mechanism that can output an interrupt signal via INT to notify the system of the operation by outputting a 256µs low-state INT pulse. Any of the below events can trigger the INT output:

- Good input source detected(PG_STAT)
- Charge completed
- Charging status change
- Any fault in REG08h (watchdog timer fault, input fault, thermal fault, safety timer fault, battery OVP fault, NTC fault)

When any fault occurs, the IC sends out an INT pulse and latches the fault state in REG08h. After the IC exits the fault state, the fault bit can be released to 0 after the host reads REG08h. The NTC fault is not latched and always reports the current thermistor conditions.

Note that the INT needs the external pull-up resistor for its open-drain connection. The resistance should not be below $300k\Omega$.

Battery Disconnect Function

In applications where the battery is not removable, it is essential to disconnect the battery from the system for two reasons: to prevent excessive capacity discharge when the device is in shipping or storage mode, and to allow the system power to reset.

The MP2664 provides both shipping mode and system reset mode for different application requirements.

Register bit FET_DIS (REG06h, bit[5]), allows the IC to enter shipping mode. During normal operation, the battery FET is turned on, and this bit is 0. If this bit is set to 1 via the I²C, the battery FET is turned off and the MP2664 enters shipping mode. The FET_DIS bit is reset to 0 automatically after the battery FET is turned off (see Figure 7).

The IC can exit shipping mode by pulling INT down. When the IC is in shipping mode and only the battery is present, pull INT down by pushing the push button (PB) to wake the MP2664 up from shipping mode (see Table 4 on page 21).




Figure 7: Time Delay from When FET_DIS Is Written to 1 to the Battery FET Turning Off



Table 4: Exit the Shipping Mode with BATT Present Only

| | INT Signal | IC Exits Shipping Mode |
|--------|---|---------------------------|
| Case 1 | INT = low twice with the rising edge >600ns | At once |
| Case 2 | INT = low once with the rising edge >600ns | After 4s |
| Case 3 | INT = low for 4s | After 4s |
| Case 4 | INT = low with the rising edge in ms level | At once |

The MP2664 can also wake up from shipping mode when a valid V_{IN} powers on (see Table 5). After V_{IN} is preset, the MP2664 pulls INT low to indicate the event "Good input source detected" if V_{IN} is in the operating range. Then, the MP2664 can be woken up from shipping mode by the INT signal (see Figure 8).

Table 5: Exiting Shipping Mode when V_{IN} Powers On

| | INT Signal | IC Exits Shipping Mode |
|--------|---|---------------------------|
| Case 1 | INT = low twice with the rising edge >600ns | At once |
| Case 2 | INT = low once with the rising edge >600ns | After 4s |
| Case 3 | INT = low with the rising edge in ms level | At once |

If FET_DIS is set to 1 during shipping mode, the IC can wake up after keeping INT low for 4s. In this case, the FET_DIS bit cannot be reset to 0 automatically, it must be reset to 0 manually via the I^2C .

The IC can use INT to cut off the path from the battery to the system when a system reset is needed.

Once the logic at INT is set to low for more than 16s, the battery is disconnected from the system by turning off the battery FET.

The off state lasts for 4s, and then the battery FET is turned on automatically. The system is powered by the battery again. During the 4s off period, the INT pin voltage level can be high or low. The IC can reset the system by controlling INT (see Figure 9).




Figure 8: INT Signal during V_{IN} Power On




Figure 9: System Reset Function Operation Profile

I²C Serial Interface

The IC uses an I²C serial interface for flexible charging parameter setting and instantaneous device status reporting. The I²C is a two-wire serial interface with two bus lines required: a serial data line (SDA) and a serial clock line (SCL). Both SDA and SCL lines are open-drain and need to be connected to the positive supply voltage via a pull-up resistor.

The IC operates as a slave device, receiving control inputs from the master device such as a micro-controller. The SCL line is always driven by the master device. The I²C interface supports both standard mode (up to 100 kbit/s), and fast mode (up to 400 kbit/s).

All transactions begin with a start (S) command and are terminated by a stop (P) command. Start and stop commands are always generated by the master. A high to low transition on the SDA line while SCL is high defines a start command. A low to high transition on the SDA line when the SCL is high defines a stop command.




Figure 10: START and STOP Conditions

For data validity, the data on the SDA line must be stable during the high period of the clock. The high or low state of the SDA line can only change when the clock signal on the SCL line is low. Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Data is transferred with the most significant bit (MSB) first.




Figure 11: Bit Transfer on the I²C Bus

Each byte has to be followed by an acknowledge (ACK) bit, which is generated by the receiver, to signal to the transmitter that the byte was successfully received.

The ACK signal is defined as the transmitter releasing the SDA line during the acknowledge clock pulse so that the receiver can pull the SDA line low. This line remains low during the high period of the 9th clock pulse.

If SDA line is high during the 9th clock pulse, this is defined as the not acknowledge (NACK) signal. The master can then generate either a stop to abort the transfer or a repeated start (Sr) to start a new transfer.

After the start signal, a slave address is sent. This address is 7 bits long, followed by an 8th data direction bit (bit R/W). A 0 indicates a transmission (write), and a 1 indicates a request for data (read). The address bit arrangement is shown below.




Figure 12: 7-Bit Address

See Figure 13, Figure 14, Figure 15, Figure 16, and Figure 17 on page 23 for detailed signal sequences.




Figure 13: Data Transfer on the I²C Bus

| 1 | 7 | 1 | 1 | 8 | 1 | 8 | 1 | 1 |
|---|---------------|---|-----|-------------|-----|--------------|-----|---|
| s | Slave Address | 0 | АСК | Reg Address | АСК | Data Address | АСК | Р |

Figure 14: Single Write

| 1 7 | 1 | 1 | 8 | 1 | 1 | 7 | 1 | 1 | 8 | |
|-----------------|---|-----|-------------|-----|---|---------------|---|-----|------|--------|
| S Slave Address | 0 | ACK | Reg Address | ACK | s | Slave Address | 1 | ACK | Data | NACK P |

Figure 15: Single Read




Figure 16: Multi-Write




Figure 17: Multi-Read

I²C REGISTER MAP

IC Address: 09h (reserved some trim options)

Input Source Control Register/Address: 00h (Default: 0100 1111)

| Bit | Symbol | Description | Read/Write | Default | |
|-------------|-----------------------|--|------------|--|--|
| Bit 7 | EN_HIZ ⁽⁷⁾ | 0: Disable 1: Enable | R/W | Disable (0) | |
| Input Minim | um Voltage Regulation | n | | | |
| Bit 6 | Vin_min [3] | 640mV | | | |
| Bit 5 | Vin_min [2] | 320mV | | Offset: 3.88V Range: 3.88V - 5.08V Default: 4.60V (1001) | |
| Bit 4 | Vin_min [1] | 160mV | R/W | | |
| Bit 3 | Vin_min [0] | 80mV | | | |
| Input Curre | nt Limit | | | | |
| Bit 2 | Iin_lim [2] | 000: 85mA 001: 130mA 010: 175mA | | | |
| Bit 1 | Iin_lim [1] | 011: 220mA 100: 265mA | R/W | 455mA (111) | |
| Bit 0 | Iin_lim [0] | 101: 310mA 110: 355mA 111: 455mA | | | |

Note:

7) This bit only controls the on and off of the LDO FET.

Power-On Configuration Register/Address: 01h (Default: 0000 0100)

| Bit | Symbol | Description | Read/Write | Default | |
|-------------|--|---------------------------------------|------------|--------------------------|--|
| Bit 7 | Register reset | 0: Keep current setting 1: Reset | R/W | Keep current setting (0) | |
| Bit 6 | I ² C watchdog timer reset | 0: Normal 1: Reset | R/W | Normal (0) | |
| Bit 5 | Reserved | | R/W | Reserved | |
| Bit 4 | Reserved | | R/W | Reserved | |
| Charger Co | onfiguration | | | | |
| Bit 3 | CEB | 0: Charge enable 1: Charge disable | R/W | Charge enable (0) | |
| Battery UVI | _O Threshold | | | | |
| Bit 2 | VBATT_UVLO [2] | 0.4V | | Offset: 2.4V | |
| Bit 1 | VBATT_UVLO [1] | 0.2V | R/W | Range: 2.4V - 3.1V | |
| Bit 0 | VBATT_UVLO [0] | 0.1V | | Default: 2.8V (100) | |

| Bit | Symbol | Description | Read/Write | Default |
|---------|----------------------|-------------|------------|-----------------------------------|
| Bit 7 | Reserved | | R/W | Reserved |
| Bit 6 | Reserved | | R/W | Reserved |
| Bit 5 | Reserved | | R/W | Reserved |
| Fast-Ch | arge Current Setting | | | |
| Bit 4 | Icc [4] | 272mA | | |
| Bit 3 | Icc [3] | 136mA | | Offset: 8mA Range: 8mA - 535mA |
| Bit 2 | Icc [2] | 68mA | R/W | |
| Bit 1 | Icc [1] | 34mA | | Default: 246mA (01110) |
| Bit 0 | I _{CC} [0] | 17mA | | (0) |

Charge Current Control Register/Address: 02h (Default: 0000 1110)

Pre-Charge/Termination Current/Address: 03h (Default: 0100 1010)

| Bit | Symbol | Description | Read/Write | Default |
|------------|-------------------------|-------------------------|------------|--|
| Bit 7 | Reserved | | R/W | Reserved |
| BATT to S | YS Discharge Current Li | mit | | |
| Bit 6 | Ідзенд [3] | 1600mA | | Offset: 200mA |
| Bit 5 | Idschg [2] | 800mA | | Range: 400mA - 3.2A Valid range: 0001 - |
| Bit 4 | I _{DSCHG} [1] | 400mA | R/W | 1111 Default: 2000mA (1001) |
| Bit 3 | Idschg [0] | 200mA | | |
| PCB OTP | Enable | | | |
| Bit 2 | EN_PCB OTP | 0: Enable 1: Disable | R/W | Enable(0) |
| Pre-Charge | e Current | | | |
| Bit 1 | IPRE [1] | 14mA | | Offset: 6mA |
| Bit 0 | Ipre [0] | 7mA | R/W | Range: 6mA - 27mA Default: 20mA (10) I _{PRE} [1:0] also sets termination current |

| Bit | Symbol | Description | Read/Write | Default | | | | |
|-------------|---|----------------------|------------|-------------------------------------|--|--|--|--|
| Battery Reg | Battery Regulation Voltage | | | | | | | |
| Bit 7 | VBATT_REG [5] | 480mV | | | | | | |
| Bit 6 | VBATT_REG [4] | 240mV | | Offset: 3.60V | | | | |
| Bit 5 | VBATT_REG [3] | 120mV | R/W | Range: 3.60V - 4.545V | | | | |
| Bit 4 | VBATT_REG [2] | 60mV | | 4.043V Default: 4.2V (101000) | | | | |
| Bit 3 | VBATT_REG [1] | 30mV | | | | | | |
| Bit 2 | VBATT_REG [0] | 15mV | | | | | | |
| Pre-Charge | e to Fast Charge Thres | hold | | | | | | |
| Bit 1 | VBATT_PRE | 0: 2.8V 1: 3.0V | R/W | 3.0V (1) | | | | |
| Battery Red | Battery Recharge Threshold (below V _{BATT_REG}) | | | | | | | |
| Bit 0 | VRECH | 0: 150mV 1: 300mV | R/W | 300mV (1) | | | | |

Charge Voltage Control Register/Address: 04h (Default: 1010 0011)

Charge Termination/Timer Control Register/Address: 05h (Default: 0100 1010)

| Bit | Symbol | Description | Read/Write | Default | | | | |
|-------------------------|---|------------------------------|------------|--------------------|--|--|--|--|
| Bit 7 | Reserved | | R/W | Reserved | | | | |
| Termination | Termination Setting (the termination is allowed or not) | | | | | | | |
| Bit 6 | EN_TERM | 0: Disable 1: Enable | R/W | Enable (1) | | | | |
| I ² C Watchd | og Timer Limit | | | | | | | |
| Bit 5 | WATCHDOG [1] | 00: Disable timer 01: 40s | R/W | Disable timer (00) | | | | |
| Bit 4 | WATCHDOG [0] | 10: 80s 11: 160s | | | | | | |
| Safety Time | er Setting | | | | | | | |
| Bit 3 | EN_TIMER | 0: Disable 1: Enable | R/W | Enable timer (1) | | | | |
| Fast-Charge | e Timer | | | | | | | |
| Bit 2 | CHG_TMR [1] | 00: 3hrs 01: 5hrs | R/W | 5hrs (01) | | | | |
| Bit 1 | CHG_TMR [0] | 10: 8hrs 11: 12hrs | | 5015 (01) | | | | |
| | Termination Timer Control (when TERM_TMR is enabled, the IC will not suspend the charge current after charge termination) | | | | | | | |
| Bit 0 | TERM_TMR | 0: Disable 1: Enable | R/W | Disable (0) | | | | |

| Bit | Symbol | Description | Read/Write | Default |
|------------|------------------------|---|------------|------------|
| Bit 7 | Reserved | | R/W | Read/write |
| Bit 6 | TMR2X_EN | 0: Disable 2X extended safety timer during PPM 1: Enable 2X extended safety timer during PPM | R/W | Enable (1) |
| Bit 5 | FET_DIS ⁽⁸⁾ | 0: Enable 1: Turn off | R/W | Enable (0) |
| Bit 4 | Reserved | | R/W | (0) |
| Bit 3 | EN_NTC | 0: Disable 1: Enable | R/W | Enable (1) |
| Bit 2 | Reserved | | R/W | |
| Thermal Re | egulation Threshold | | - | |
| Bit 1 | T _{J_REG} [1] | 00: 60°C 01: 80°C | R/W | 120°C (11) |
| Bit 0 | T _{J_REG} [0] | 10: 100°C 11: 120°C | | 120°C (11) |

Miscellaneous Operation Control Register/Address: 06h (Default: 0100 1011)

Note:

8) This bit only controls the turn off function of the battery FET, including the charging and discharging.

System Status Register/Address: 07h (Default: 0000 0000)

| Bit | Symbol | Description | Read/Write | Default | |
|----------|--------------|--|------------|--|--|
| Bit 7 | Reserved | | R | Reserved | |
| Revision | · | | · | · | |
| Bit 6 | Rev [1] | Devision number | D | (00) | |
| Bit 5 | Rev [0] | Revision number | R | (00) | |
| Bit 4 | CHG_STAT [1] | 00: Not charging 01: Pre-charge | R | Not charging (00) | |
| Bit 3 | CHG_STAT [0] | 10: Charge 11: Charge done | | | |
| Bit 2 | PPM_STAT | 0: No PPM 1: In PPM | R | No PPM (0) (no power-path management happens) | |
| Bit 1 | PG_STAT | 0: Power fail 1: Power good | R | Power fail (0) | |
| Bit 0 | THERM_STAT | 0: No thermal regulation 1: In thermal regulation | R | No thermal regulation (0) | |

| Bit | Symbol | Description | Read/Write | Default |
|-------|----------------|--|------------|------------|
| Bit 7 | Reserved | | R | Reserved |
| Bit 6 | WATCHDOG_FAULT | 0: Normal 1: Watchdog timer expiration | R | Normal (0) |
| Bit 5 | VIN_FAULT | 0: Normal 1: Input fault (OVP or bad source) | R | Normal (0) |
| Bit 4 | THEM_SD | 0: Normal 1: Thermal shutdown | R | Normal (0) |
| Bit 3 | BAT_FAULT | 0: Normal 1: Battery OVP | R | Normal (0) |
| Bit 2 | STMR_FAULT | 0: Normal 1: Safety timer expiration | R | Normal (0) |
| Bit 1 | NTC_FAULT [1] | 0: Normal 1: NTC hot | R | Normal (0) |
| Bit 0 | NTC_FAULT [0] | 0: Normal 1: NTC cold | R | Normal (0) |

Fault Register/Address: 08h (Default: 0000 0000)

ONE-TIME PROGRAMMABLE MAP

| # | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------|------|---|------|------------------------------|------------|------|------|------|
| 0x02 | | N/A | | Icc: 8mA - 535mA / 17mA step | | | | |
| 0x03 | N/A | | | | EN_PCB_OTP | IPRE | | |
| 0x04 | | V _{BATT_REG} : 3.6V - 4.545V / 15mV step | | | N/A | | | |
| 0x05 | N/A | N/A WATCHDOG N/A | | | | | | |

ONE-TIME PROGRAMMABLE DEFAULT

| One-Time Programmable Items | Default |
|-----------------------------|---------------|
| lcc | 246mA |
| IPRE | 20mA |
| VBATT_REG | 4.2V |
| WATCHDOG | Disable timer |
| EN_PCB OTP | Enable |

STATE CONVERSION CHART




Figure 18: State Machine Conversion Chart

mps

MP2664 – 0.5A, SINGLE-CELL CHARGER W/ I²C CONTROL AND POWER PATH

CONTROL FLOWCHART




Figure 19: Default Mode and Host Mode Selection (10)

Notes:

9) Once the watchdog timer expires, the I²C watchdog timer must be reset, or the watchdog timer will not be valid in the next cycle.
 10) The watchdog timer is held when V_{IN} is not present.

CONTROL FLOWCHART (continued)




Figure 20: Input Power Start-Up Flowchart

CONTROL FLOWCHART (continued)





Figure 21: Charging Process

CONTROL FLOWCHART (continued)





APPLICATION INFORMATION

Selecting a Resistor for the NTC Sensor

NTC uses a resistor divider from the input source (VDD) to sense the battery temperature. The two resistors (R_{T1} and R_{T2}) allow the high temperature limit and low temperature limit to be programmed independently (see Figure 23). In other words, the IC can fit most types of NTC resistors and different temperature operation range requirements with the two extra resistors.




Figure 23: NTC Function Block

For a given NTC thermistor, R_{T1} and R_{T2} depend on the type of NTC resistor used. R_{T2} can be calculated with Equation (1):

$$R_{T2} = \frac{(V_{COLD} - V_{HOT}) \times R_{NTCH} \times R_{NTCL}}{(V_{HOT} - V_{COLD}V_{HOT}) \times R_{NTCL} - (V_{COLD} - V_{COLD}V_{HOT}) \times R_{NTCH}}$$
(1)

 R_{T1} can be calculated with Equation (2):

$$R_{T1} = \frac{1 - V_{COLD}}{V_{COLD}} \times (R_{T2} // R_{NTCL})$$
 (2)

Where R_{NTCH} is the value of the NTC resistor at the high temperature of the required temperature operating range, and R_{NTCL} is the value of the NTC resistor at a low temperature.

For example, for thermistor NCP18XH103, R_{NTCL} is 27.219k Ω at 0°C, and R_{NTCH} is 4.161k Ω at 50°C. Equation (1) and Equation (2) determine that R_{T1} = 7.33k Ω and R_{T2} = 27.22k Ω (assuming that the NTC window is between 0°C and 50°C and using the V_{COLD} and V_{HOT} values from the EC table).

Selecting the External Capacitor

Like most low-dropout regulators, the MP2664 requires external capacitors for regulator stability and voltage spike immunity. The MP2664 is designed specifically for portable applications requiring a minimal board space and small components. These capacitors must be selected correctly for optimal performance.

An input capacitor is required for stability. Connect a 1μ F (minimum) capacitor between IN and GND for stable operation over the entire load current range. There can be more output capacitance than input as long as the input is at least 1μ F.

The IC is designed specifically to work with a very small ceramic output capacitor. A 10μ F ceramic capacitor with X5R or X7R type dielectrics is suitable in the MP2664 application circuit. For the MP2664, the output capacitor should be connected between SYS and GND with thick traces and a small loop area.

A capacitor from BATT to GND is necessary for the MP2664. A 4.7μ F ceramic capacitor with X5R or X7R type dielectrics is suitable for the application circuit.

A capacitor between VDD and GND is used to stabilize the VDD voltage to power the internal control and logic circuit. The typical value of this capacitor is 100nF.

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For the best results, refer to Figure 24 and follow the guidelines below:

- 1. Place the external capacitors as close to the IC as possible to reduce input inductance and ground impedance.
- 2. Place the PCB trace connected between the VDD and GND pins close to the IC.
- 3. Keep the I²C wire ground clean, and away from the GND pin.
- 4. Place the I²C wires (SCL and SDA) in parallel.




Figure 24: Recommended PCB Layout

TYPICAL APPLICATION CIRCUIT





Figure 25: MP2664 Typical Application Circuit with a 5V Input


| Qty | Ref | Value | Description | Package | Manufacturer |
|-----|-----|-------|---------------------------------------|---------|--------------|
| 1 | C1 | 1µF | Ceramic capacitor, 16V, X5R or X7R | 0603 | Any |
| 1 | C2 | 10µF | Ceramic capacitor, 16V, X5R or X7R | 0603 | Any |
| 1 | C3 | 4.7µF | Ceramic capacitor, 16V, X5R or X7R | 0603 | Any |
| 1 | C4 | 100nF | Ceramic capacitor, 16V, X5R or X7R | 0603 | Any |

Table 6: Bill of Materials Key for Figure 25


PACKAGE INFORMATION

QFN-10 (2mmx2mm)






TOP VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.1 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220, VARIATION VCCD.
 5) DRAWING IS NOT TO SCALE.



REVISION HISTORY

| Revision # | Revision Date | Description | Pages Updated |
|------------|---------------|---|------------------|
| 1.0 | 10/10/2018 | Initial release | - |
| | 6/3/2021 | Updated the Pin Functions section | 4 |
| | | Updated "CE = L" to "CEB = 0" and "CE = H" to "CEB = 1" | 6–8 |
| | | Updated the Operation sections | 15–21 |
| | | Updated Table 2 | 17 |
| 1.1 | | Added the Series Interface section | 22–23 |
| 1.1 | | Updated Figures 18–22 | 30–34 |
| | | Updated Equation 1 and Equation 2 introductions | 35 |
| | | Added PCB Layout Guidelines section | 36 |
| | | Formatting and clerical updates; updated headers and footers; updated figure titles | All |

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.