











AMC1336-Q1

SBASA51 - MAY 2020

# AMC1336-Q1 Small, High-Precision, Reinforced Isolated Delta-Sigma Modulator for Voltage Sensing Applications

### 1 Features

- · AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: -40°C to 125°C, T<sub>A</sub>
- Input structure optimized for voltage measurements:
  - Input voltage range: ±1 V
  - Input resistance: 1.5 G $\Omega$  (typ)
- · Excellent DC performance:
  - Offset error: ±0.5 mV (max)
  - Offset drift: ±4 μV/°C (max)
  - Gain error: ±0.2% (max)
  - Gain drift: ±40 ppm/°C (max)
- Transient immunity: 115 kV/μs (typ)
- · Missing high-side supply detection
- Safety-related certifications:
  - 8000-V<sub>PEAK</sub> reinforced isolation per DIN VDE V 0884-11: 2017-01
  - 5700-V<sub>RMS</sub> isolation for 1 minute per UL1577
  - IEC 62368-1 end equipment standard

### 2 Applications

- Isolated AC and DC voltage measurement in:
  - HEV/EV on-board chargers (OBC)
  - HEV/EV DC/DC converters
  - HEV/EV traction inverters

### 3 Description

The AMC1336-Q1 is a precision, delta-sigma  $(\Delta\Sigma)$  modulator with the output separated from the input circuitry by a capacitive double isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to 8000  $V_{\rm PEAK}$  according to the DIN VDE V 0884-11 and UL1577 standards. Used in conjunction with isolated power supplies, this isolated modulator separates parts of the system that operate on different common-mode voltage levels and protects lower-voltage parts from damage.

The unique wide, bipolar, ±1-V input voltage range of theAMC1336-Q1 and its high input resistance support direct connection of the device to resistive dividers in high-voltage applications. When used with a digital (for filter instance, as integrated the TMS320F28004x. TMS320F2807x. TMS320F2837x microcontroller families) to decimate the output bitstream, the device can achieve 16 bits of resolution with a dynamic range of 87 dB at a data rate of 82 kSPS.

On the high-side, the AMC1336-Q1 is supplied by a 3.3-V or 5-V power supply. The isolated digital interface operates from a 3.0-V, 3.3-V or 5-V power supply.


The AMC1336-Q1 performance is specified over the extended industrial temperature range of -40°C to +125°C.

### **Device Information**(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1336-Q1	SOIC (8)	5.85 mm × 7.50 mm

 For all available packages, see the orderable addendum at the end of the datasheet.

### **Simplified Schematic**









### **Table of Contents**


1	Features 1		7.2 Functional Block Diagram	17
2	Applications 1		7.3 Feature Description	17
3	Description 1		7.4 Device Functional Modes	23
4	Revision History2	8	Application and Implementation	24
5	Pin Configuration and Functions		8.1 Application Information	24
6	Specifications		8.2 Typical Application	25
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	
	6.2 ESD Ratings	10	Layout	30
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	30
	6.4 Thermal Information		10.2 Layout Example	30
	6.5 Power Ratings	11	Device and Documentation Support	31
	6.6 Insulation Specifications		11.1 Device Support	31
	6.7 Safety-Related Certifications		11.2 Documentation Support	31
	6.8 Safety Limiting Values		11.3 Receiving Notification of Documentation Update	es <mark>31</mark>
	6.9 Electrical Characteristics		11.4 Support Resources	31
	6.10 Switching Characteristics9		11.5 Trademarks	31
	6.11 Insulation Characteristics Curves		11.6 Electrostatic Discharge Caution	31
	6.12 Typical Characteristics		11.7 Glossary	31
7	Detailed Description 17	12	, <b></b>	
	7.1 Overview 17		Information	32

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2020	*	Initial release.

## **5 Pin Configuration and Functions**



### **Pin Functions**

P	IN	1/0	
NO. NAME		1/0	DESCRIPTION
1	AVDD		Analog (high-side) power supply, 3.0 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.
2	AINP	Ι	Noninverting analog input
3	AINN		Inverting analog input
4	AGND		Analog (high-side) ground reference
5	DGND	-	Digital (controller-side) ground reference
6	DOUT	0	Modulator bitstream output, updated with the rising edge of the clock signal present on CLKIN. Use the rising edge of the clock to latch the modulator bitstream at the input of the digital filter device.
7	CLKIN	1	Modulator clock input with internal pulldown resistor (typical value: 1 M $\Omega$ ). The clock signal must be applied continuously for proper device operation; see the <i>Clock Input</i> section for additional details.
8	DVDD	_	Digital (controller-side) power supply, 2.7 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.

## TEXAS INSTRUMENTS

### 6 Specifications

### 6.1 Absolute Maximum Ratings

see(1)

		MIN	MAX	UNIT
Power supply voltage	AVDD to AGND	-0.3	6.5	٧
Power-supply voltage	DVDD to DGND	-0.3	6.5	V
Analog input voltage	On the AINP and AINN pins	AGND – 5	AVDD + 0.5	٧
Digital input voltage	On the CLKIN pin	DGND - 0.5	DVDD + 0.5	٧
Digital output voltage	On the DOUT pin	DGND - 0.5	DVDD + 0.5	٧
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Tompoveture	Junction, T <sub>J</sub>		150	ĵ
Temperature	Storage, T <sub>stg</sub>	-65	150	-0

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> , HBM ESD classification Level 2	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER 9	SUPPLY		·			
AVDD	High-side supply voltage	AVDD to AGND	3.0	5.0	5.5	V
DVDD	Controller-side	DVDD to DGND	2.7	3.3	5.5	V
ANALOG	INPUT		·			
V <sub>Clipping</sub>	Differential input voltage before clipping output	$V_{IN} = V_{AINP} - V_{AINN}$		±1.25		V
$V_{FSR}$	Specified linear differential full-scale voltage	$V_{IN} = V_{AINP} - V_{AINN}$	-1		1	V
	Absolute common-mode input voltage <sup>(1)</sup>	(V <sub>AINP</sub> + V <sub>AINN</sub> ) / 2 to AGND	-2		AVDD	V
	Operating common-mode input voltage (2)	$\begin{split} & \left( V_{AINP} + V_{AINN} \right) / \ 2 \ to \ AGND, \\ & 3.0 \ V \le AVDD < 4 \ V, \\ & V_{AINP} = V_{AINN} \end{split}$	-1.4		AVDD – 1.4	
V		$ \begin{aligned} &(V_{AINP} + V_{AINN}) \ / \ 2 \ to \ AGND, \\ &3.0 \ V \leq AVDD < 4.5 \ V, \\ & V_{AINP} - V_{AINN}  \ = 1.25 \ V \end{aligned} $	-0.8		AVDD – 2.4	V
$V_{CM}$		$(V_{AINP} + V_{AINN}) / 2$ to AGND, $4 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V},$ $V_{AINP} = V_{AINN}$	-1.4		2.7	V
		$ \begin{aligned} &(V_{AINP} + V_{AINN}) \ / \ 2 \ to \ AGND, \\ &4.5 \ V \le AVDD \le 5.5 \ V, \\ & V_{AINP} - V_{AINN}  \ = \ 1.25 \ V \end{aligned} $	-0.8		2.1	
DIGITAL	INPUT					
	Input voltage	V <sub>CLKIN</sub> to DGND	DGND		DVDD	V
TEMPER	ATURE RANGE					
T <sub>A</sub>	Operating ambient temperature		-40	25	125	°C

<sup>(1)</sup> Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V<sub>CM</sub> for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

(2) See the Analog Input section for more details.



### 6.4 Thermal Information

•			
		AMC1336-Q1	
	THERMAL METRIC <sup>(1)</sup>	DWV (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P <sub>D</sub>	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5 V	90.75	ma\A/
		AVDD = DVDD = 3.6 V	50.4	mW
P <sub>D1</sub>	Maximum power dissipation (high-side supply)	AVDD = 5.5 V	57.75	\^/
		AVDD = 3.6 V	32.4	mW
P <sub>D2</sub>	Maximum power dissipation (controller-side supply)	DVDD = 5.5 V	33	ma\A/
		DVDD = 3.6 V	18	mW

Product Folder Links: AMC1336-Q1





### 6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL.			
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage (1)	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 0.021	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	1	
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN VDE	V 0884-11: 2017-01 <sup>(2)</sup>			
$V_{IORM}$	Maximum repetitive peak isolation voltage	At AC voltage	2121	$V_{PK}$
V	Maximum-rated isolation	At AC voltage (sine wave); see Figure 5	1500	V <sub>RMS</sub>
$V_{IOWM}$	working voltage	At DC voltage	2121	$V_{DC}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)	8000	
		V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production test)	9600	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50- $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 12800 \ V_{PK}$ (qualification)	8000	V <sub>PK</sub>
	Apparent charge (4)	Method a, after input/output safety test subgroups 2 & 3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤ 5	
$q_{pd}$		Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}, \ t_{ini} = 60 \ s, \ V_{pd(m)} = 1.6 \times V_{IORM}, \ t_m = 10 \ s$	≤ 5	pC
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1$ s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω
	input to output	$V_{IO} = 500 \text{ V at } T_{S} = 150^{\circ}\text{C}$	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577		1		1
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5700 \ V_{RMS}, t = 60 \ s \ (qualification),$ $V_{TEST} = 1.2 \times V_{ISO} = 6840 \ V_{RMS}, t = 1 \ s \ (100\% \ production \ test)$	5700	V <sub>RMS</sub>

<sup>(1)</sup> Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier are tied together, creating a two-pin device.



### 6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11: 2017-01, DIN EN 62368-1: 2016-05, EN 62368-1: 2014, and IEC 62368-1: 2014	Recognized under 1577 component recognition
Reinforced insulation	Single protection
Certificate number: 40040142	File number: pending

### 6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output,	$R_{\theta,JA} = 94$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, AVDD = DVDD = 5.5 V, see Figure 3			241	A
	or supply current	$R_{\theta,JA} = 94$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, AVDD = DVDD = 3.6 V, see Figure 3			369	mA
P <sub>S</sub>	Safety input, output, or total power <sup>(1)</sup>	$R_{\theta JA} = 94^{\circ}C/W$ , $T_J = 150^{\circ}C$ , $T_A = 25^{\circ}C$ , see Figure 4			1329	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature,  $T_A$ .

### 6.9 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -40$ °C to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -1 V to +1 V, and AINN = AGND = 0 V; typical specifications are at  $T_A = 25$ °C, AVDD = 5 V, DVDD = 3.3 V, and  $f_{CLKIN} = 20 \text{ MHz (unless otherwise noted)}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT				
ANALOG INPUT										
R <sub>IN</sub>	Single-ended input resistance	AINN = AGND	0.1	1.5		GΩ				
R <sub>IND</sub>	Differential input resistance		0.16	1.5		GΩ				
C <sub>IN</sub>	Single-ended input capacitance	AINN = AGND, f <sub>CLKIN</sub> = 20 MHz		2		pF				
$C_{\text{IND}}$	Differential input capacitance	f <sub>CLKIN</sub> = 20 MHz		2		pF				
I <sub>IB</sub>	Input bias current	AINP = AINN = AGND; $I_{IB} = (I_{AINP} + I_{AINN}) / 2$	-10	±3	10	nA				
TCI <sub>IB</sub>	Input bias current drift	AINP = AINN = AGND; $I_{IB} = (I_{AINP} + I_{AINN}) / 2$		-14		pA/°C				
I <sub>IO</sub>	Input offset current	$I_{IO} = I_{AINP} - I_{AINN}$	-5	±1	5	nA				
CMTI	Common-mode transient immunity	AGND – DGND  = 1 kV	80	115		kV/μs				

Product Folder Links: AMC1336-Q1

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $<sup>\</sup>begin{split} &T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum junction temperature.} \\ &P_S = I_S \times \text{AVDD}_{max} + I_S \times \text{DVDD}_{max}, \text{ where AVDD}_{max} \text{ is the maximum high-side voltage and DVDD}_{max} \text{ is the maximum controller-side} \end{split}$ supply voltage.

## TEXAS INSTRUMENTS

### **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -1 V to +1 V, and AINN = AGND = 0 V; typical specifications are at  $T_A = 25^{\circ}\text{C}$ , AVDD = 5 V, DVDD = 3.3 V, and  $f_{\text{CLKIN}} = 20$  MHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC ACCUF	RACY						
	Resolution	Decimation filter output set to 16 bits	16			Bit	
INL	Integral nonlinearity <sup>(1)</sup>	Resolution: 16 bits	-4	±1.6	4	LSB	
Eo	Offset error	Initial, at T <sub>A</sub> = 25°C, AINP = AINN = AGND	-0.5	±0.03	0.5	mV	
TCE <sub>O</sub>	Offset error drift <sup>(2)</sup>		-4	±0.6	4	μV/°C	
E <sub>G</sub>	Gain error <sup>(3)</sup>	Initial, at $T_A = 25^{\circ}C$ , $V_{AINP} = 1 \text{ V or } V_{AINN} = -1 \text{ V, AINN} = \text{AGND}$	-0.2	±0.02	0.2	%	
TCE <sub>G</sub>	Gain error drift <sup>(4)</sup>		-40	±20	40	ppm/°C	
CMRR	Common-mode rejection ratio	AINP = AINN, $f_{IN} = 0$ Hz, $V_{CM min} \le V_{CM} \le V_{CM max}$		-104		dB	
CIVINN	Common-mode rejection ratio	AINP = AINN, $f_{IN}$ = 10 kHz, $-0.5$ V $\leq$ V $_{IN}$ $\leq$ 0.5 V		-96		uБ	
PSRR	Power-supply rejection ratio	PSRR vs AVDD, at DC		-83		dB	
ronn	Fower-supply rejection ratio	PSRR vs AVDD, 100-mV and 10-kHz ripple		-83		uБ	
AC ACCUP	RACY						
SNR	Signal-to-noise ratio	$V_{IN} = 2 V_{PP}, f_{IN} = 1 \text{ kHz}$	82	87		dB	
SINAD	Signal-to-noise + distortion	$V_{IN} = 2 V_{PP}, f_{IN} = 1 \text{ kHz}$	79	85		dB	
THD	Total harmonic distortion	$V_{IN}$ = 2 $V_{PP}$ , $f_{IN}$ = 1 kHz; single-ended input (AINN = AGND = 0V)		-91	-80	dB	
וחט	Total Harmonic distortion	$V_{IN}$ = 2 $V_{PP}$ , $f_{IN}$ = 1 kHz; Differential input over full CM range		-92	-78	dB	
SFDR	Spurious-free dynamic range	$V_{IN} = 2 V_{PP}, f_{IN} = 1 \text{ kHz}$	80	92		dB	
DIGITAL IN	NPUT (CMOS Logic With Schmitt-Trigger	·)					
I <sub>IN</sub>	Input current	$DGND \le V_{IN} \le DVDD$			7	μΑ	
C <sub>IN</sub>	Input capacitance			4		pF	
$V_{IH}$	High-level input voltage		0.7 x DVDD		DVDD + 0.3	٧	
V <sub>IL</sub>	Low-level input voltage		-0.3		0.3 x DVDD	٧	
DIGITAL O	OUTPUT (CMOS)						
C <sub>LOAD</sub>	Output load capacitance	f <sub>CLKIN</sub> = 21 MHz		15	30	pF	
V	High-level output voltage	$I_{OH} = -20 \mu A$	DVDD - 0.1			V	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4 \text{ mA}$	DVDD - 0.4			v	
V	Law lavel output voltage	$I_{OL} = 20 \mu A$			0.1	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	v	
POWER SI	UPPLY						
AVDD <sub>POR</sub>	AVDD power-on reset threshold voltage	AVDD falling	2.4	2.6	2.8	V	
	Lligh side cumply current	3 V ≤ AVDD ≤ 3.6 V	≤ 3.6 V		9	, A	
I <sub>AVDD</sub>	High-side supply current	4.5 V ≤ AVDD ≤ 5.5 V	7.8 10			mA	
	Controller side oursely oursest	2.7 V ≤ DVDD ≤ 3.6 V, C <sub>LOAD</sub> = 15 pF	3.4				
I <sub>DVDD</sub>	Controller-side supply current	4.5 V ≤ DVDD ≤ 5.5 V, C <sub>LOAD</sub> = 15 pF		3.7	6	mA	

<sup>(1)</sup> Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated

<sup>(2)</sup> Offset error drift is calculated using the box method, as described by the following equation:

TCE<sub>O</sub> = (value<sub>MAX</sub> - value<sub>MIN</sub>) / TempRange
(3) The typical value includes one sigma statistical variation.

<sup>(4)</sup> Gain error drift is calculated using the box method, as described by the following equation:

 $TCE_G (ppm) = ((value_{MAX} - value_{MIN}) / (value x TempRange)) x 10^6.$ 



www.ti.com SBASA51 - MAY 2020

### 6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	OLIVIN 1 1 1	3.0 V ≤ AVDD ≤ 5.5 V	9	20	21	MHz
f <sub>CLKIN</sub>	CLKIN clock frequency	4.5 V ≤ AVDD ≤ 5.5 V	5	20	21	IVITZ
	CLKIN duty cycle		40%	50%	60%	
t <sub>H1</sub>	DOUT hold time after rising edge of CLKIN	$C_{LOAD} = 15 pF$	3.5			ns
t <sub>D1</sub>	Rising edge of CLKIN to DOUT valid delay	$C_{LOAD} = 15 pF$			15	ns
+	DOUT rise time	10% to 90%, 2.7 V $\leq$ DVDD $\leq$ 3.6 V <sub>,</sub> C <sub>LOAD</sub> = 15 pF		2.5	6	ns
L <sub>r</sub>	DOOT rise time	10% to 90%, 4.5 V ≤ DVDD ≤ 5.5 V, C <sub>LOAD</sub> = 15 pF	3.2		6	115
	DOUT fall time	10% to 90%, 2.7 V $\leq$ DVDD $\leq$ 3.6 V <sub>,</sub> C <sub>LOAD</sub> = 15 pF		2.2	6	no
Lf	DOOT fall time	10% to 90%, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, C <sub>LOAD</sub> = 15 pF		2.9	6	ns
t <sub>ASTART</sub>	Analog start-up time	AVDD step to 3.0 V; 0.1%-settling, clock applied		0.25		ms




Figure 1. Digital Interface Timing




Figure 2. Device Start-Up Timing

## TEXAS INSTRUMENTS

### 6.11 Insulation Characteristics Curves





Figure 5. Reinforced Isolation Capacitor Lifetime Projection



### 6.12 Typical Characteristics


at AVDD = 5 V, DVDD = 3.3 V, AINP = -1 V to 1 V, AINN = AGND,  $f_{CLKIN} = 20$  MHz, and  $sinc^3$  filter with OSR = 256 (unless otherwise noted)



## TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -1 V to 1 V, AINN = AGND,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)





### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -1 V to 1 V, AINN = AGND,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)




Figure 18. Power-Supply Rejection Ratio vs Ripple Frequency




Figure 19. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs High-Side Supply Voltage




Figure 20. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Temperature




Figure 21. Signal-to-Noise Ratio and Signal-to-Noise +
Distortion vs Clock Frequency




Figure 22. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Frequency




Figure 23. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Amplitude

## TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -1 V to 1 V, AINN = AGND,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)




Figure 24. Total Harmonic Distortion vs High-Side Supply Voltage




Figure 25. Total Harmonic Distortion vs Temperature




Figure 26. Total Harmonic Distortion vs Clock Frequency




Figure 27. Total Harmonic Distortion vs Input Signal Frequency




Figure 28. Total Harmonic Distortion vs Input Signal Amplitude




Figure 29. Spurious-Free Dynamic Range vs High-Side Supply Voltage

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated



### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -1 V to 1 V, AINN = AGND,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)




Figure 30. Spurious-Free Dynamic Range vs Temperature




Figure 31. Spurious-Free Dynamic Range vs Clock Frequency




Figure 32. Spurious-Free Dynamic Range vs Input Signal Frequency




Figure 33. Spurious-Free Dynamic Range vs Input Signal Amplitude




Figure 34. Frequency Spectrum with 1-kHz Input Signal





Figure 35. Frequency Spectrum with 10-kHz Input Signal

Copyright © 2020, Texas Instruments Incorporated

## TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -1 V to 1 V, AINN = AGND,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)






### 7 Detailed Description

#### 7.1 Overview

The differential analog input (comprised of input signals AINP and AINN) of the AMC1336-Q1 is a chopper-stabilized instrumentation amplifier, followed by the switched-capacitor input of a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator stage that digitizes the input signal into a 1-bit output stream. The data output DOUT of the converter provides a stream of digital ones and zeros that is synchronous to the externally provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 21 MHz. The time average of this serial bitstream output is proportional to the analog input voltage. The *Functional Block Diagram* section shows a detailed block diagram of the AMC1336-Q1. The 1.6-G $\Omega$  differential input resistance of the analog input stage supports low gain-error signal sensing in high-voltage applications using resistive dividers. The external clock input simplifies the synchronization of multiple current-sensing channels on the system level.

The silicon-dioxide (SiO<sub>2</sub>)-based capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report, available for download at www.ti.com.

### 7.2 Functional Block Diagram




### 7.3 Feature Description

### 7.3.1 Analog Input

The AMC1336-Q1 incorporates front-end circuitry that contains an instrumentation amplifier, followed by a  $\Delta\Sigma$  modulator. To support a bipolar input range with a unipolar high-side supply AVDD, the device uses a charge pump to simplify the overall system design and minimize circuit cost. For reduced offset and offset drift, the input buffer is chopper-stabilized with the switching frequency set at  $f_{CLKIN}$  / 32. Figure 39 illustrates the spur created by the switching frequency.

## TEXAS INSTRUMENTS

### **Feature Description (continued)**



 $sinc^3$  filter, OSR = 1,  $f_{CLKIN}$  = 20 MHz,  $f_{IN}$  = 1 kHz

Figure 39. Quantization Noise Shaping

The linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is ±1 V, and within the specified input common-mode range.

Figure 40 shows the specified common-mode input voltage that applies for the full-scale input voltage range as specified in this document.

If smaller input signals are used, the operational common-mode input voltage range widens. Figure 41 shows the common-mode input voltage that applies with no differential input signal; that is, when the voltage applied on AINP is equal to the voltage applied on AINN. The common-mode input voltage range scales with the actual differential input voltage between this range and the range in Figure 40.




Figure 40. Common-Mode Input Voltage Range With a Clipping Differential Input Signal of ±1.25 V




Figure 41. Common-Mode Input Voltage Range With a Zero Differential Input Signal

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated



Eastura Description (continued)

### Feature Description (continued)

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range AGND - 5 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR) and within the specified input common-mode range.

#### 7.3.2 Modulator

The modulator implemented in the AMC1336-Q1, as conceptualized in Figure 42, is a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator. The analog input voltage  $V_{IN}$  and the output  $V_5$  of the 1-bit digital-to-analog converter (DAC) are subtracted, providing an analog voltage  $V_1$  at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in an output voltage  $V_3$  that is differentiated with the input signal  $V_{IN}$  and the output of the first integrator  $V_2$ . Depending on the polarity of the resulting voltage  $V_4$ , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage  $V_5$ , causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.




Figure 42. Block Diagram of a Second-Order Modulator

As depicted in Figure 39, the modulator shifts the quantization noise to high frequencies. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). Tl's microcontroller families TMS320F2807x and TMS320F2837x offer a suitable programmable, hardwired filter structure termed a *sigma-delta filter module* (SDFM) optimized for usage with the AMC1336-Q1. Furthermore, the SD24\_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sinc filters for a simple system-level solution for multichannel, isolated current sensing. Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter.

Copyright © 2020, Texas Instruments Incorporated



### **Feature Description (continued)**

### 7.3.3 Isolation Channel Signal Transmission

The AMC1336-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the capacitive SiO<sub>2</sub>-based isolation barrier. The transmitter modulates the bitstream at TX IN in Figure 43 with an internally-generated, 480-MHz carrier across the isolation barrier to represent a digital *one* and sends a *no signal* to represent the digital *zero*. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the common-mode transient immunity (CMTI) performance and reduces the radiated emissions caused by the high-frequency carrier. Figure 43 shows the block diagram of an isolation channel integrated in the AMC1336-Q1.




Figure 43. Block Diagram of an Isolation Channel

Figure 44 shows the concept of the on-off keying scheme.




Figure 44. OOK-Based Modulation Scheme

20 Subn



### **Feature Description (continued)**

### 7.3.4 Clock Input

The AMC1336-Q1 system clock is provided externally at the CLKIN pin. The clock signal must be applied continuously for proper device operation.

To support the bipolar input voltage range with a unipolar high-side supply AVDD, the AMC1336-Q1 includes a charge pump. This charge pump stops operating if the clock signal is below the specified frequency range or if the signal is paused or missing. In that case, the input bias current increases beyond the specified range and significantly reduces the input resistance of the device. When the clock signal is paused or missing, the modulator stops the analog signal conversion and the digital output signal remains frozen in the last logic state. When the clock signal is applied again after a pause, the internal analog circuitry biasing must settle for proper device performance. In this case, consider the t<sub>ASTART</sub> specification in the *Switching Characteristics* table.

### 7.3.5 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 1 V produces a stream of ones and zeros that are high 90% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58982 (an unsigned code). A differential input of -1 V produces a stream of ones and zeros that are high 10% of the time and ideally results in code 6553 with 16-bit resolution. These input voltages are also the specified linear range of the AMC1336-Q1 with performance as specified in this document. If the input voltage value exceeds this range, the output of the modulator shows nonlinear behavior when the quantization noise increases. The output of the modulator clips with a stream of only zeros with an input less than or equal to -1.25 V or with a stream of only ones with an input greater than or equal to 1.25 V. In this case, however, the AMC1336-Q1 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the AVDD Diagnostics and Fail-Safe Output section for more details). Figure 45 shows the input voltage versus the output modulator signal.




Figure 45. Analog Input versus the AMC1336-Q1 Modulator Output

Equation 1 calculates the density of ones in the output bitstream for any input voltage value (with the exception of a full-scale input signal, as described in the *Output Behavior in Case of a Full-Scale Input* section):

$$\frac{V_{IN} + V_{Clipping}}{2 \times V_{Clipping}}$$
(1)

The modulator bitstream on the DOUT pin changes with the rising edge of the clock signal applied on the CLKIN pin. Use the rising edge of the clock to latch the modulator bitstream at the input of the digital filter device.

Copyright © 2020, Texas Instruments Incorporated



### **Feature Description (continued)**

The AMC1336-Q1 features a slew-rate-controlled output stage that reduces the over- and undershoots of the output amplitude and radiated emissions of the DOUT line in the system. Figure 46 and Figure 47 show examples of rising and falling edges of DOUT with different capacitive loads.




Figure 46. DOUT Rising Edge With Different Capacitive Loads




Figure 47. DOUT Falling Edge With Different Capacitive Loads

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated

7.4 Device Functional Modes

The AMC1336-Q1 is operational when the power supplies AVDD and DVDD, and the clock signal CLKIN are applied, as specified in the *Recommended Operating Conditions* and *Switching Characteristics* tables.

### 7.4.1 Output Behavior in Case of a Full-Scale Input

Figure 48 shows that if a full-scale input signal is applied to the AMC1336-Q1 (that is,  $V_{IN} \ge V_{Clipping}$ ), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed. This feature can be used for advanced system-level diagnostics to differentiate between system failures caused by missing high-side supply AVDD or input overvoltage events.




Figure 48. Out-of-Range Output of the AMC1336-Q1

### 7.4.2 AVDD Diagnostics and Fail-Safe Output

In the case of a missing high-side supply voltage AVDD, the output of a  $\Delta\Sigma$  modulator is not defined and can cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. As shown in Figure 49, the AMC1336-Q1 implements an AVDD diagnostics and fail-safe output function that ensures that the output DOUT of the device offers a steady-state bitstream of logic 0's in case of a missing AVDD. Sample at least 128 CLKIN cycles in order to distinguish a missing AVDD condition from an input underrange condition.




Figure 49. Fail-Safe Output of the AMC1336-Q1

## TEXAS INSTRUMENTS

### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.1.1 Digital Filter Usage

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). Equation 2 shows a sinc<sup>3</sup>-type filter, which is a very simple filter that is built with minimal effort and hardware:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{3}$$
 (2)

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All the characterization in this document is also done with a sinc<sup>3</sup> filter with an oversampling ratio (OSR) of 256 and an output word width of 16 bits.

An example code for implementing a sinc<sup>3</sup> filter in an FPGA is discussed in the *Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications* application note, available for download at www.ti.com.

24

8.2 Typical Application

## Isolated $\Delta\Sigma$ modulators are widely used in onboard charger (OBC) and traction inverter designs because of their

high AC and DC performance. The input structure of the AMC1336-Q1 is optimized for use with high-impedance resistor dividers. The  $\pm 1$ -V, differential input enables sensing of positive and negative voltages in the system.

Figure 50 shows a simplified schematic of a traction inverter application with the AMC1336-Q1 used for output phase voltage sensing. In this example, the ground reference point for the microcontroller is not connected by any means to the power stage. This configuration is usually the case in systems with the microcontroller located on a dedicated control card or PCB.

Current feedback is performed with shunt resistors (R<sub>SHUNT</sub>) and TI's AMC1305M05-Q1 isolated modulators. Depending on the system design, either all three or only two motor phase currents are sensed.

Depending on the overall digital processing power requirements and with a total of eight  $\Delta\Sigma$  modulator bitstreams to be processed by the microcontroller (MCU), a derivate from either the low-cost single-core TMS320F2807x or the dual-core TMS320F2837x families can be used in this application.




Figure 50. The AMC1336-Q1 in a Frequency Inverter Application

## TEXAS INSTRUMENTS

### **Typical Application (continued)**

Figure 51 shows an additional example of the AMC1336-Q1 used for DC-link and  $V_{BUS}$  voltage sensing in an onboard charger. Also in this case, the microcontroller is located on a dedicated control card and the AMC1305M05-Q1 is used for shunt-based current sensing.




Figure 51. The in an On-Board Charger Application

### **Typical Application (continued)**

### 8.2.1 Design Requirements

Table 1 lists the parameters for this typical application.

**Table 1. Design Requirements** 

PARAMETER	VALUE		
Supply voltage	3.3 V		
Voltage drop across the sensing resistor R <sub>DC1</sub> for a linear response	1 V (maximum)		
Voltage drop across the sensing resistors R <sub>AC3</sub> for a linear response	±1 V (maximum)		
Current through the sensing resistors R <sub>ACx</sub>	±100 μA (maximum)		

### 8.2.2 Detailed Design Procedure

Use Ohm's Law to calculate the minimum total resistance of the resistive dividers to limit the cross current to the desired values:

- For the voltage sensing on the DC bus:  $R_{DC1} + R_{DC2} + R_{DC3} = V_{BUS} / I_{DC}$
- For the voltage sensing on the output phases U, V, and W: R<sub>AC1</sub> + R<sub>AC2</sub> + R<sub>AC3</sub> = V<sub>PHASE (max)</sub> / I<sub>AC</sub>

Consider the following two restrictions to choose the proper value of the resistors R<sub>DC3</sub> and R<sub>AC3</sub>:

- The voltage drop caused by the nominal voltage range of the system must not exceed the recommended input voltage range for a linear response of the AMC1336-Q1: V<sub>xC3</sub> ≤ V<sub>FSR</sub>
- The voltage drop caused by the maximum allowed system overvoltage must not exceed the input voltage that
  causes a clipping output: V<sub>xC3</sub> ≤ V<sub>Clipping</sub>

Use similar approach for calculation of the shunt resistor values  $R_{SHUNT}$  and see the AMC1305M05-Q1 for further details.

Table 2 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 600 V and 800 V on the DC bus.

Table 2. Resistor Value Examples for DC Bus Sensing

PARAMETER	600-V DC BUS	800-V DC BUS
Resistive divider resistor R <sub>DC1</sub>	3.01 MΩ	4.22 MΩ
Resistive divider resistor R <sub>DC2</sub>	3.01 MΩ	4.22 MΩ
Sense resistor R <sub>DC3</sub>	10 kΩ	10.5 kΩ
Resulting current through resistive divider I <sub>DC</sub>	99.5 μΑ	94.7 μΑ
Resulting voltage drop on sense resistor V <sub>RDC3</sub>	0.995 V	0.994 V

Table 3 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 230 V and 690 V on the input or output phases.

Table 3. Resistor Value Examples for Phase Voltage Sensing

PARAMETER	±400-V <sub>AC</sub> PHASE	±690-V <sub>AC</sub> PHASE
Resistive divider resistor R <sub>AC1</sub>	2.0 MΩ	3.48 MΩ
Resistive divider resistor R <sub>AC2</sub>	2.0 MΩ	3.48 MΩ
Sense resistor R <sub>AC3</sub>	10.0 kΩ	10.0 kΩ
Resulting current through resistive divider I <sub>AC</sub>	99.8 μΑ	99.0 μΑ
Resulting voltage drop on sense resistor V <sub>RAC3</sub>	±0.998 V	±0.990 V

Product Folder Links: AMC1336-Q1

TEXAS INSTRUMENTS

Use a power supply with a nominal voltage of 3.3 V for DVDD to directly connect all modulators to the microcontroller.

For modulator output bitstream filtering, a device from Tl's TMS320F2807x family of low-cost microcontrollers (MCUs) or TMS320F2837x family of dual-core MCUs is recommended. These MCU families support up to eight channels of dedicated hardwired filter structures called sigma-delta filter modules (SDFMs) that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one that offers a fast response path for overcurrent detection. Use one of the pulse-width modulation (PWM) sources inside the MCU to generate the clock for the modulators and for easy synchronization of all feedback signals and the switching control of the gate drivers.

### 8.2.3 Input Filter Design

TI recommends placing an RC filter in front of a  $\Delta\Sigma$  modulator to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency of the  $\Delta\Sigma$  modulator
- The DC impedance of the filter does not generate significant voltage drop in the analog input lines
- · The source impedance of the analog inputs are equal

For most applications, the structure shown in Figure 52 achieves excellent performance.




Figure 52. Differential Input Filter

### 8.2.4 Application Curve

The effective number of bits (ENOB) is often used to compare the performance of ADCs and  $\Delta\Sigma$  modulators. Figure 53 shows the ENOB of the AMC1336-Q1 with different oversampling ratios. In this document, this number is calculated from the SINAD by using following equation: SINAD = 1.76 dB + 6.02 × ENOB.




Figure 53. Measured Effective Number of Bits versus Oversampling Ratio

#### 8.2.5 What to Do and What Not to Do

Do not leave the inputs of the AMC1336-Q1 unconnected (floating) when the device is powered up. If either modulator input is left floating, the input bias current can drive this input beyond the specified common-mode input voltage range. If both inputs are beyond that range, the gain of the front-end diminishes and the output bitstream is not valid.



### **Power Supply Recommendations**

In a typical frequency-inverter application, the high-side power supply (AVDD) for the AMC1336-Q1 is generated from the controller-side supply (DVDD) of the device by an isolated dc/dc converter circuit. Figure 54 shows a low-cost solution based on the push-pull driver SN6501 and a transformer that supports the desired isolation voltage ratings. TI recommends using a low-ESR decoupling capacitor of 0.1 μF and an additional capacitor of minimum 1 µF for both supplies of the AMC1336-Q1. Place these decoupling capacitors as close as possible to the device power-supply pins to minimize supply current loops and electromagnetic emissions.

The AMC1336-Q1 does not require any specific power up sequencing. Consider the analog settling time tastable as specified in the Switching Characteristics table after ramp up of the AVDD high-side supply.

Connect the high-side ground pin AGND of the AMC1336-Q1 to one of the analog inputs AINx to avoid commonmode input voltage range violations.




Figure 54. Decoupling the AMC1336-Q1

Product Folder Links: AMC1336-Q1

## TEXAS INSTRUMENTS

### 10 Layout

### 10.1 Layout Guidelines

Figure 55 shows an example layout that is used on the AMC1336-Q1 evaluation module. For best performance, place the smaller 0.1- $\mu$ F decoupling capacitors (C7 and C9) as close as possible to the AMC1336-Q1 power-supply pins, followed by the additional C1 and C11 capacitors with a minimum value of 1  $\mu$ F. The resistors and capacitors used for the analog input filter (R1, R2, C4, C5, and C8) are placed next to the decoupling capacitors. Use 1206-size, SMD-type, ceramic decoupling capacitors and route the traces to the AINx pins underneath. Connect the supply voltage sources in a way that allows the supply current to flow through the pads of the decoupling capacitors before powering the device.

Consider use of RC filters on the digital clock and data lines to reduce reflections and slew rate that cause radiated emissions. The AMC1336-Q1 evaluation module offers placeholders for RC filters (termed R8 and C13 in Figure 55) for the CLKIN line, and R7 and C12 for the DOUT line.

### 10.2 Layout Example




Figure 55. Recommended Layout of the AMC1336-Q1

0

Product Folder Links: AMC1336-Q1



### 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Device Nomenclature

### 11.1.1.1 Isolation Glossary

See the Isolation Glossary

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TMS320F28004x Piccolo™ Microcontrollers data sheet
- Texas Instruments, TMS320F2807x Piccolo™ Microcontrollers data sheet
- Texas Instruments, TMS320F2837xD Dual-Core Delfino™ Microcontrollers data sheet
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity
- Texas Instruments, MSP430F677x Polyphase Metering SoCs data sheet
- Texas Instruments, AMC1210 Quad Digital Filter for 2nd-Order Delta-Sigma Modulator data sheet
- Texas Instruments, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications application report
- Texas Instruments, AMC1306x Small, High-Precision, Reinforced Isolated Delta-Sigma Modulators With High CMTI data sheet
- Texas Instruments, CDCLVC11xx 3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer Family data sheet
- Texas Instruments, SN6501 ransformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, AMC1303, AMC1306, and AMC1336 Evaluation Module user's guide

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.





## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM



10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1336QDWVRQ1	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1336Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AMC1336-Q1:



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

### PACKAGE MATERIALS INFORMATION

www.ti.com 17-May-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
KC	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1336QDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

www.ti.com 17-May-2020




#### \*All dimensions are nominal

Device	Pevice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
AMC1336QDWVRQ1	SOIC	DWV	8	1000	350.0	350.0	43.0	



SOIC



### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated