







TCAN1044-Q1, TCAN1044V-Q1 SLLSF17B - AUGUST 2019 - REVISED OCTOBER 2021

# TCAN1044V-Q1 Automotive Fault-Protected CAN FD Transceiver With 1.8-V I/O Support

#### 1 Features

- AEC-Q100: Qualified for automotive applications
  - Temperature grade 1: –40°C to 125°C T<sub>A</sub>
- Meets the requirements of ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Support of classical CAN and optimized CAN FD performance at 2, 5, and 8 Mbps
  - Short and symmetrical propagation delays for enhanced timing margin
  - Higher data rates in loaded CAN networks
- I/O voltage range supports 1.7 V to 5.5 V
  - Support for 1.8-V, 2.5-V, 3.3-V, and 5-V applications
- Protection features:
  - Bus fault protection: ±58 V
  - Undervoltage protection
  - TXD-dominant time-out (DTO)
    - Data rates down to 9.2 kbps
  - Thermal-shutdown protection (TSD)
- Operating modes:
  - Normal mode
  - Low power standby mode supporting remote wake-up request
- Optimized behavior when unpowered
  - Bus and logic pins are high impedance (no load to operating bus or application)
  - Hot-plug capable: power up/down glitch free operation on bus and RXD output
- Junction temperatures from: -40°C to 150°C
- Receiver common mode input voltage: ±12 V
- Available in SOIC (8), SOT23 (8) packages (2.9 mm x 1.60 mm) and leadless VSON (8) packages (3.0 mm x 3.0 mm) with improved automated optical inspection (AOI) capability

### 2 Applications

- Automotive and Transportation
  - Body control modules
  - Automotive gateway
  - Advanced driver assistance system (ADAS)
  - Infotainment

## 3 Description


The TCAN1044-Q1 is a high speed controller area network (CAN) transceiver that meets the physical layer requirements of the ISO 11898-2:2016 highspeed CAN specification.

The TCAN1044-Q1 transceiver supports classical CAN and CAN FD networks up to 8 megabits per second (Mbps). The TCAN1044-Q1 includes internal logic level translation via the V<sub>IO</sub> terminal to allow for interfacing the transceiver I/Os directly to 1.8 V, 2.5 V, 3.3 V, or 5 V logic I/Os. The transceiver supports a low-power standby mode and wake over CAN compliant to the ISO 11898-2:2016 defined wake-up pattern (WUP). The TCAN1044-Q1 transceiver also includes protection and diagnostic features supporting thermal-shutdown (TSD), TXDdominant time-out (DTO), supply undervoltage detection, and bus fault protection up to ±58 V.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TCAN1044-Q1 TCAN1044V-Q1	SOT (DDF) (8)	2.90 mm x 1.60 mm
	VSON (DRB) (8)	3.00 mm x 3.00 mm
	SOIC (D) (8)	4.90 mm x 3.91 mm

For all available packages, see the orderable addendum at (1) the end of the data sheet.



Simplified Schematic



## **Table of Contents**

1 Features1	7 Parameter Measurement Information	<mark>1</mark> 1
2 Applications1	8 Detailed Description	14
3 Description1	8.1 Overview	
4 Revision History2	8.2 Functional Block Diagram	15
5 Pin Configuration and Functions3	8.3 Feature Description	16
Pin Functions3	8.4 Device Functional Modes	
6 Specifications4	9 Application and Implementation	23
6.1 Absolute Maximum Ratings4	9.1 Application Information	23
6.2 ESD Ratings4	9.2 Typical Application	
6.3 ESD Ratings4	9.3 System Examples	
6.4 Recommended Operating Conditions4	10 Power Supply Recommendations	
6.5 Thermal Characteristics5	11 Device and Documentation Support	28
6.6 Supply Characteristics5	11.1 Receiving Notification of Documentation Upda	ates 28
6.7 Dissipation Ratings6	11.2 Support Resources	28
6.8 Electrical Characteristics6	11.3 Trademarks	28
6.9 Switching Characteristics8	11.4 Electrostatic Discharge Caution	28
6.10 Typical Characteristics10	11.5 Glossary	

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2019) to Revision B (October 2021)	Page	
Added Feature "Functional Safety-Capable"		
Changed the Simplified Schematic image	1	
Changed Figure 9-2		
Changes from Revision * (August 2019) to Revision A (December 2019)	Page	
Changes from Revision * (August 2019) to Revision A (December 2019)  • First public release of the data sheet		
· · · · · · · · · · · · · · · · · · ·	1	




# **5 Pin Configuration and Functions**



DDF Package TCAN1044(V)-Q1, 8-Pin SOT, Top View

D Package TCAN1044(V)-Q1, 8-Pin SOIC, Top View



DRB Package TCAN1044(V)-Q1, 8-Pin VSON, Top View

## **Pin Functions**

Pins		Type	Description	
Name	No.	Туре	Description	
TXD	1	Digital Input	CAN transmit data input	
GND	2	GND	Ground connection	
V <sub>CC</sub>	3	Supply	5-V supply voltage	
RXD	4	Digital Output	tput CAN receive data output, tri-state when powered off	
NC	5	_	No Connect (not internally connected); Devices without V <sub>IO</sub>	
V <sub>IO</sub>	3	Supply	I/O supply voltage	
CANL	6	Bus IO	Low-level CAN bus input/output line	
CANH	7	Bus IO	High-level CAN bus input/output line	
STB	8	Digital Input	Standby input for mode control, integrated pull up	
Thermal Pad (VSON only) —		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief	



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.3	6	V
V <sub>IO</sub>	Supply voltage I/O level shifter	-0.3	6	V
V <sub>BUS</sub>	CAN Bus IO voltage CANH and CANL	-58	58	V
V <sub>DIFF</sub>	Max differential voltage between CANH and CANL	-45	45	V
V <sub>Logic_Input</sub>	Logic input terminal voltage	-0.3	6	V
V <sub>RXD</sub>	RXD output terminal voltage range	-0.3	6	V
I <sub>O(RXD)</sub>	RXD output current	-8	8	mA
TJ	Operating virtual junction temperature range	-40	150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential IO bus voltages, are with respect to ground terminal.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>ESD</sub>		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	HBM classification level 3A for all pins	±3000	V
	Electrostatic discharge	, , , , ,	HBM classification level 3B for global pins CANH & CANL	±10000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 ESD Ratings

				VALUE	UNIT
V <sub>ESD</sub> System Level Electro-Static Discharge (ESD) <sup>(3)</sup>	System Loyal Floatro Statio Disabargo (FSD)(3)	CAN bus terminals (CANH, CANL) to GND	SAE J2962-2 per ISO 10650 Powered Contact Discharge	±8000	V
	CAN bus terminals (CANH, CANL) to GND	SAE J2962-2 per ISO 10650 Powered Air Discharge	±15000	V	
	ISO 7637 ISO Pulse Transients <sup>(1)</sup>	CAN bus terminals (CANH, CANL)	Pulse 1	-100	V
			Pulse 2a	75	V
V <sub>Tran</sub>	130 7037 130 Pulse Halisletits		Pulse 3a	-150	V
			Pulse 3b	100	V
	ISO 7637 Slow transients pulse <sup>(2)</sup>	CAN bus terminals (CANH, CANL) to GND	DCC slow transient pulse	±85	V

- (1) Tested according to IEC 62228-3:2019 CAN Transceivers, Section 6.3; standard pulses parameters defined in ISO 7637-2 (2011)
- (2) Tested according to ISO 7637-3 (2017); Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
- (3) Results given here are specific to the SAE J2962-2 Communication Transceivers Qualification Requirements CAN. Testing performed by OEM approved independent 3<sup>rd</sup> party, EMC report available upon request.

# **6.4 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IO</sub>	Supply voltage for I/O level shifter	1.7		5.5	V
I <sub>OH(RXD)</sub>	RXD terminal high level output current	-2			mA
I <sub>OL(RXD)</sub>	RXD terminal low level output current			2	mA
T <sub>A</sub>	Operating ambient temperature	-40		125	°C

Submit Document Feedback



## **6.5 Thermal Characteristics**

THERMAL METRIC <sup>(1)</sup>		TCAN1044x-Q1			
		D (SOIC)	DDF (SOT)	DRB (VSON)	UNIT
R <sub>⊝JA</sub>	Junction-to-ambient thermal resistance	128.1	119.9	49.9	°C/W
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	68.3	61.8	58.2	°C/W
R <sub>⊙JB</sub>	Junction-to-board thermal resistance	71.6	39.7	23.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	19.7	2.1	1.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	70.8	39.5	23.8	°C/W
R <sub>OJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	-	6.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.6 Supply Characteristics**

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	TXD = 0 V, STB = 0 V, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = open See Figure 7-1		45	70	mA
	Supply current	Dominant	TXD = 0 V, STB = 0 V, R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = open See Figure 7-1		49	80	mA
Icc	Normal mode	Recessive	TXD = $V_{CC}$ , STB = 0 V, $R_L$ = 50 $\Omega$ , $C_L$ = open See Figure 7-1		4.5	7.5	mA
		Dominant with bus fault	TXD = 0 V, STB = 0 V, CANH = CANL = ±25 V, R <sub>L</sub> = open, C <sub>L</sub> = open See Figure 7-1			130	mA
Icc	Supply current Standby mode Devices with V <sub>IO</sub>		TXD = STB = $V_{IO}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open See Figure 7-1		0.2	1	μА
Icc	Supply current Standby mode Devices without V <sub>IO</sub>		TXD = STB = $V_{CC}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open See Figure 7-1			14.5	μА
I <sub>IO</sub>	I/O supply current Normal mode	Dominant	TXD = 0 V, STB= 0 V RXD floating		125	300	μA
I <sub>IO</sub>	I/O supply current Normal mode	Recessive	TXD = 0 V, STB = 0 V RXD floating		25	48	μA
I <sub>IO</sub>	I/O supply current Standby mode		TXD = 0 V, STB = V <sub>IO</sub> RXD floating		8.5	13.5	μA
UV <sub>VCC</sub>	Rising under voltage detection on V <sub>CC</sub> for protected mode			4.2	4.4	V	
UV <sub>VCC</sub>	Falling under voltage detection on V <sub>CC</sub> for protected mode		3.5	4	4.25	V	
UV <sub>VIO</sub>	Rising under voltage detection on V <sub>IO</sub> (Devices with V <sub>IO</sub> )			1.56	1.65	V	
UV <sub>VIO</sub>	Falling under voltage detect	ion on V <sub>IO</sub> (Device	es with V <sub>IO</sub> )	1.4	1.51	1.59	V



# **6.7 Dissipation Ratings**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$\begin{split} &V_{CC}=5~V,~V_{IO}=1.8~V,~T_{J}=27^{\circ}C,~R_{L}=60\Omega,\\ &TXD~input=250~kHz~50\%~duty~cycle~square\\ &wave,~C_{L\_RXD}=15~pF \end{split}$		110		mW
		$\begin{split} &V_{CC}=5~V,~V_{IO}=3.3~V,~T_{J}=27^{\circ}C,~R_{L}=60\Omega,\\ &TXD~input=250~kHz~50\%~duty~cycle~square\\ &wave,~C_{L\_RXD}=15~pF \end{split}$		110		mW
D.	Average power dissipation Normal mode	$\begin{split} &V_{CC}=5~V,~V_{IO}=5~V,~T_{J}=27^{\circ}C,~R_{L}=60\Omega,~TXD\\ &input=250~kHz~50\%~duty~cycle~square~wave,\\ &C_{L\_RXD}=15~pF \end{split}$		110		mW
P <sub>D</sub>		$\begin{split} &V_{CC}=5.5 \text{ V}, V_{IO}=1.8 \text{ V}, T_{A}\text{= }125^{\circ}\text{C}, \text{ R}_{L}=60\Omega, \\ &TXD \text{ input = }2.5 \text{ MHz }50\% \text{ duty cycle square} \\ &wave, \text{ C}_{L\_RXD}=\text{15 pF} \end{split}$		120		mW
		$\begin{split} &V_{CC}=5.5 \text{ V}, V_{IO}=3.3 \text{ V}, T_{A}\text{= }125^{\circ}\text{C}, \text{ R}_{L}=60\Omega, \\ &TXD \text{ input = }2.5 \text{ MHz }50\% \text{ duty cycle square} \\ &wave, \text{ C}_{L\_RXD}=\text{15 pF} \end{split}$		120		mW
		$\begin{split} &V_{CC}=5.5\text{V},V_{IO}=5\text{V},T_{A}\text{=}~125^{\circ}\text{C},R_{L}=60\Omega,\\ &TXD\text{ input}=2.5\text{ MHz}~50\%\text{ duty cycle square}\\ &\text{wave},C_{L\_RXD}=15\text{pF} \end{split}$		120		mW
T <sub>TSD</sub>	Thermal shutdown temperature			192		°C
T <sub>TSD_HYS</sub>	Thermal shutdown hysteresis			10		C

## **6.8 Electrical Characteristics**

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver Elec	trical Characteristics						
	Dominant output voltage	CANH	TXD = 0 V, STB = 0 V , 50 $\Omega \le R_L \le 65 \Omega$ ,	2.75		4.5	V
$V_{O(DOM)}$	Normal mode	CANL	C <sub>L</sub> = open, R <sub>CM</sub> = open See Figure 7-2 and Figure 8-3,	0.5		2.25	٧
V <sub>O(REC)</sub>	Recessive output voltage Normal mode	CANH and CANL	$\begin{aligned} &TXD = V_{IO},  STB = 0 \; V \;,  R_{L} = open \; (no \\ &load),  R_{CM} = open \\ &See \; Figure \; 7-2 \; and \; Figure \; 8-3 \end{aligned}$	2	0.5 V <sub>CC</sub>	3	٧
$V_{SYM}$	Driver symmetry (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )/V <sub>CC</sub>		$\begin{split} &STB = 0 \; V \;, \; R_L = 60 \; \Omega, \; C_{SPLIT} = 4.7 \; nF, \\ &C_L = open, \; R_{CM} = open, \; TXD = 250 \; kHz, \; 1 \\ &MHz, \; 2.5 \; MHz \\ &See \; Figure \; 7-2 \; and \; Figure \; 9-2 \end{split}$	0.9		1.1	V/V
V <sub>SYM_DC</sub>	DC output symmetry (V <sub>CC</sub> - V <sub>O(CANH)</sub> - V <sub>O(CANL)</sub> )		STB = 0 V , $R_L$ = 60 $\Omega$ , $C_L$ = open See Figure 7-2 and Figure 8-3	-400		400	mV
			TXD = 0 V, STB = 0 V, 50 $\Omega$ ≤ R <sub>L</sub> ≤ 65 $\Omega$ , C <sub>L</sub> = open See Figure 7-2 and Figure 8-3	1.5		3	V
$V_{OD(DOM)}$	Differential output voltage Normal mode Dominant	CANH - CANL	TXD = 0 V, STB = 0 V , 45 $\Omega$ ≤ R <sub>L</sub> ≤ 70 $\Omega$ , C <sub>L</sub> = open See Figure 7-2 and Figure 8-3	1.4		3.3	V
			TXD = 0 V, STB = 0 V, $R_L$ = 2240 $\Omega$ , $C_L$ = open See Figure 7-2 and Figure 8-3	1.5		5	V
V	Differential output voltage Normal mode C. Recessive		TXD = $V_{IO}$ , STB = 0 V , $R_L$ = 60 $\Omega$ , $C_L$ = open See Figure 7-2 and Figure 8-3	-120		12	mV
$V_{OD(REC)}$			$\begin{aligned} &TXD = V_{IO},  STB = 0  V ,  R_{L} = open,  C_{L} = \\ &open \\ &See  Figure  7-2  and  Figure  8-3 \end{aligned}$	-50		50	mV
		CANH		-0.1		0.1	V
$V_{O(STB)}$	Bus output voltage Standby mode	CANL	STB = V <sub>IO</sub> , R <sub>L</sub> = open (no load) See Figure 7-2 and Figure 8-3	-0.1		0.1	V
	CANH - CANL		-0.2		0.2	V	



# **6.8 Electrical Characteristics (continued)**

Over recor	Timended operating conditions with TA -	40 C to 125 C (unless otherwise	noteu)			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Short-circuit steady-state output current,	STB = 0 V , V <sub>(CANH)</sub> = -15 V to 40 V, CANL = open, TXD = 0 V See Figure 7-7 and Figure 8-3	-115			mA
		STB = 0 V , V <sub>(CAN L)</sub> = -15 V to 40 V, CANH = open, TXD = 0 V See Figure 7-7 and Figure 8-3			115	mA
I <sub>OS(SS_REC)</sub>	Short-circuit steady-state output current, recessive Normal mode	STB = 0 V , $-27$ V $\leq$ V <sub>BUS</sub> $\leq$ 32 V, where V <sub>BUS</sub> = CANH = CANL, TXD = V <sub>IO</sub> See Figure 7-7 and Figure 8-3	-5		5	mA
Receiver Ele	ectrical Characteristics					
V <sub>IT</sub>	Input threshold voltage Normal mode	STB = 0 V , -12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V See Figure 7-3, Table 7-1, and Table 8-6	500		900	mV
V <sub>IT(STB)</sub>	Input threshold Standby mode	STB = $V_{IO}$ , -12 V $\leq$ $V_{CM} \leq$ 12 V See Figure 7-3, Table 7-1, and Table 8-6	400		1150	mV
$V_{DOM}$	Dominant state differential input voltage range Normal mode	STB = 0 V , -12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V See Figure 7-3, Table 7-1, and Table 8-6	0.9		9	V
$V_{REC}$	Recessive state differential input voltage range Normal mode	STB = 0 V , -12 V ≤ V <sub>CM</sub> ≤ 12 V See Figure 7-3, Table 7-1, and Table 8-6	-4		0.5	V
V <sub>DOM(STB)</sub>	Dominant state differential input voltage range Standby mode	STB = V <sub>IO</sub> , -12 V ≤ V <sub>CM</sub> ≤ 12 V See Figure 7-3, Table 7-1, and Table 8-6	1.15		9	V
V <sub>REC(STB)</sub>	Recessive state differential input voltage range Standby mode	STB = V <sub>IO</sub> , -12 V ≤ V <sub>CM</sub> ≤ 12 V See Figure 7-3, Table 7-1, and Table 8-6	-4		0.4	V
V <sub>HYS</sub>	Hysteresis voltage for input threshold Normal mode	STB = 0 V , -12 V ≤ V <sub>CM</sub> ≤ 12 V See Figure 7-3, Table 7-1, and Table 8-6		100		mV
V <sub>CM</sub>	Common mode range Normal and standby modes	See Figure 7-3 and Table 8-6 Table 8-6	-12		12	٧
I <sub>LKG(IOFF)</sub>	Unpowered bus input leakage current	CANH = CANL = 5 V, V <sub>CC</sub> = V <sub>IO</sub> = GND			5	μA
Cı	Input capacitance to ground (CANH or CANL)	TVD = V (1)			20	pF
C <sub>ID</sub>	Differential input capacitance	$- TXD = V_{IO}^{(1)}$			10	pF
R <sub>ID</sub>	Differential input resistance	TVD = V (1) CTD = 0.V 40.V 5V 5	40		90	kΩ
R <sub>IN</sub>	Single ended input resistance (CANH or CANL)	$-TXD = V_{IO}^{(1)}$ , STB = 0 V , -12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V	20		45	kΩ
R <sub>IN(M)</sub>	Input resistance matching [1 – (R <sub>IN(CANL)</sub> )] × 100 %	V <sub>(CAN_H)</sub> = V <sub>(CAN_L)</sub> = 5 V	-1		1	%
TXD Termina	al (CAN Transmit Data Input)	1			· · · · · ·	
V <sub>IH</sub>	High-level input voltage	Devices without V <sub>IO</sub>	0.7 V <sub>CC</sub>			V
V <sub>IH</sub>	High-level input voltage	Devices with V <sub>IO</sub>	0.7 V <sub>IO</sub>			V
V <sub>IL</sub>	Low-level input voltage	Devices without V <sub>IO</sub>			0.3 V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	Devices with V <sub>IO</sub>			0.3 V <sub>IO</sub>	V
I <sub>IH</sub>	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5 \text{ V}$	-2.5	0	1	μA
I <sub>IL</sub>	Low-level input leakage current	TXD = 0 V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	-200	-100	-20	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	TXD = 5.5 V, V <sub>CC</sub> = V <sub>IO</sub> = 0 V	-1	0	1	μA
Cı	Input Capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 \text{ V}$		5		pF
RXD Termina	al (CAN Receive Data Output)				· · · · · ·	
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = -2 mA, Devices without V <sub>IO</sub> See Figure 7-3	0.8 V <sub>CC</sub>			V
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = -2 mA, Devices with V <sub>IO</sub> See Figure 7-3	0.8 V <sub>IO</sub>			٧
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 2 mA, Devices without V <sub>IO</sub> See Figure 7-3			0.2 V <sub>CC</sub>	٧
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = -2 mA, Devices with V <sub>IO</sub> See Figure 7-3			0.2 V <sub>IO</sub>	٧
I <sub>LKG(OFF)</sub>	Unpowered leakage current	RXD = 5.5 V, V <sub>CC</sub> = V <sub>IO</sub> = 0 V	-1	0	1	μA
STB Termina	al (Standby Mode Input)					
V <sub>IH</sub>	High-level input voltage	Devices without V <sub>IO</sub>	0.7 V <sub>CC</sub>			V

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_A = -40$ °C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	Devices with V <sub>IO</sub>	0.7 V <sub>IO</sub>			V
V <sub>IL</sub>	Low-level input voltage	Devices without V <sub>IO</sub>			0.3 V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	Devices with V <sub>IO</sub>			0.3 V <sub>IO</sub>	V
I <sub>IH</sub>	High-level input leakage current	V <sub>CC</sub> = V <sub>IO</sub> = STB = 5.5 V	-2		2	μA
I <sub>IL</sub>	Low-level input leakage current	V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V, STB = 0 V	-20		-2	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	STB = 5.5V, V <sub>CC</sub> = V <sub>IO</sub> = 0 V	-1	0	1	μA

(1)  $V_{IO} = V_{CC}$  in non-V variants of device

## **6.9 Switching Characteristics**

Over recommended operating conditions with  $T_{\Delta} = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switchin	ng Characteristics					
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF $V_{IO}$ = 2.8 V to 5.5 V See Figure 7-4		125	210	ns
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF $V_{IO}$ = 1.7 $V_{IO}$ = 5.4 V <sub>IO</sub> = 1.7 V See Figure 7-4		165	255	ns
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF $V_{IO}$ = 2.8 V to 5.5 V See Figure 7-4		150	210	ns
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, R <sub>L</sub> = $60~\Omega$ , C <sub>L</sub> = $100~pF$ , C <sub>L(RXD)</sub> = $15~pF$ V <sub>IO</sub> = $1.7~V$ See Figure 7-4		180	255	ns
t <sub>MODE</sub>	Mode change time, from normal to standby or from standby to normal	See Figure 7-5			20	μs
t <sub>WK_FILTER</sub>	Filter time for a valid wake-up pattern	See Figure 8-5	0.5		1.8	μs
t <sub>WK_TIMEOUT</sub>	Bus wake-up timeout	See Figure 8-5	0.8		6	ms
Driver Switching	g Characteristics				·	
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive (dominant to recessive)			80		ns
t <sub>pLD</sub>	Propagation delay time, low TXD to driver dominant (recessive to dominant)	STR - 0.V. R 60.0.0 400.7F		70		ns
t <sub>sk(p)</sub>	Pulse skew ( tpHR - tpLD )	STB = 0 V , $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF See Figure 7-2 and Figure 7-6		20		ns
t <sub>R</sub>	Differential output signal rise time			30		ns
t <sub>F</sub>	Differential output signal fall time			50		ns
t <sub>TXD_DTO</sub>	Dominant timeout		1.2		4.0	ms
Receiver Switch	ning Characteristics					
t <sub>pRH</sub>	Propagation delay time, bus recessive input to high output (dominant to recessive)	90			ns	
t <sub>pDL</sub>	Propagation delay time, bus dominant input to low output (recessive to dominant)	STB = 0 V , C <sub>L(RXD)</sub> = 15 pF See Figure 7-3		65		ns
t <sub>R</sub>	RXD output signal rise time			10		ns
t <sub>F</sub>	RXD output signal fall time	]		10		ns
FD Timing Char	racteristics	-				

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




# **6.9 Switching Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins t <sub>BIT(TXD)</sub> = 500 ns		450	530	ns
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins t <sub>BIT(TXD)</sub> = 200 ns		155	210	ns
t <sub>BIT(RXD)</sub>	Bit time on RXD output pins t <sub>BIT(TXD)</sub> = 500 ns	STB = 0 V, $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF	400	550	ns
t <sub>BIT(RXD)</sub>	Bit time on RXD output pins t <sub>BIT(TXD)</sub> = 200 ns	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$ See Figure 7-4	120	220	ns
t <sub>REC</sub>	Receiver timing symmetry t <sub>BIT(TXD)</sub> = 500 ns		-50	20	ns
t <sub>REC</sub>	Receiver timing symmetry t <sub>BIT(TXD)</sub> = 200 ns		-45	15	ns



## **6.10 Typical Characteristics**





## 7 Parameter Measurement Information




Figure 7-1. I<sub>CC</sub> Test Circuit




Figure 7-2. Driver Test Circuit and Measurement




Figure 7-3. Receiver Test Circuit and Measurement



Table 7-1. Receiver Differential Input Voltage Threshold Test

	Input (See Figure 7-3)		Out	tput
V <sub>CANH</sub>	V <sub>CANL</sub>	V <sub>ID</sub>	R)	KD
-11.5 V	-12.5 V	1000 mV	Low	
12.5 V	11.5 V	1000 mV		
-8.55 V	-9.45 V	900 mV		V <sub>OL</sub>
9.45 V	8.55 V	900 mV		
-8.75 V	-9.25 V	500 mV		
9.25 V	8.75 V	500 mV		
-11.8 V	-12.2 V	400 mV	High	V <sub>OH</sub>
12.2 V	11.8 V	400 mV		
Open	Open	Х		




Figure 7-4. Transmitter and Receiver Timing Test Circuit and Measurement






Figure 7-5. t<sub>MODE</sub> Test Circuit and Measurement




Figure 7-6. TXD Dominant Timeout Test Circuit and Measurement




Figure 7-7. Driver Short-Circuit Current Test and Measurement



# **8 Detailed Description**

### 8.1 Overview

The TCAN1044-Q1 meets or exceeds the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard. The device has been certified to the requirements of ISO 11898-2:2016 and ISO 11898-5:2007 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceiver provides a number of different protection features making it ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN1044-Q1 conforms to the following CAN standards:

- · CAN transceiver physical layer standards:
  - ISO 11898-2:2016 High speed medium access unit
  - ISO 11898-5:2007 High speed medium access unit with low-power mode
  - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125 kbps
  - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250 kbps
  - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500 kbps
  - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
  - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
  - ARINC 825-4 General Standardization of CAN (Controller Area Network) Bus Protocol For Airborne Use
- EMC requirements:
  - VeLIO (Vehicle LAN Interoperability and Optimization) CAN and CAN-FD Transceiver Requirements
  - SAE J2962-2 Communication Transceivers Qualification Requirements CAN
- · Conformance test requirements:
  - ISO 16845-2 Road vehicles Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan



# 8.2 Functional Block Diagram




Figure 8-1. Block Diagram



### 8.3 Feature Description

#### 8.3.1 Pin Description

### 8.3.1.1 TXD

The TXD input is a logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$  from a CAN controller to the TCAN1044-Q1 transceivers.

#### 8.3.1.2 GND

GND is the ground pin of the transceiver, it must be connected to the PCB ground.

#### 8.3.1.3 V<sub>CC</sub>

V<sub>CC</sub> provides the 5-V power supply to the CAN transceiver.

#### 8.3.1.4 RXD

The RXD output is a logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$ , from the TCAN1044-Q1 transceivers to the CAN controller. RXD is only driven once  $V_{IO}$  is present.

When a wake event takes place RXD is driven low.

#### 8.3.1.5 V<sub>IO</sub>

The  $V_{IO}$  pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. It supports voltages from 1.7 V to 5.5 V providing the widest range of controller support.

#### 8.3.1.6 CANH and CANL

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

#### 8.3.1.7 STB (Standby)

The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation than the STB pin can be tied directly to GND.

#### 8.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See Figure 8-2 and Figure 8-3.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to  $V_{CC}/2$  via the high-resistance internal input resistors  $R_{IN}$ ) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1044-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See Figure 8-2 and Figure 8-3.







Figure 8-2. Bus States



- A. Normal Mode
- B. Standby Mode

Figure 8-3. Simplified Recessive Common Mode Bias Unit and Receiver

## 8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period  $t_{TXD\_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit,  $t_{TXD\_DTO}$ , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant time out. The receiver remains active and biased to  $V_{CC}/2$  and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using Equation 1.

Minimum Data Rate = 11 bits / 
$$t_{TXD}$$
 DTO = 11 bits / 1.2 ms = 9.2 kbps (1)






Figure 8-4. Example Timing Diagram for TXD Dominant Timeout

### 8.3.4 CAN Bus Short Circuit Current Limiting

The TCAN1044-Q1 has several protection features that limit the short circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states, thus the short circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common mode choke for the CAN design the average power rating, I<sub>OS(AVG)</sub>, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. These ensure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using Equation 2.

#### Where:

- I<sub>OS(AVG)</sub> is the average short circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS)</sub> REC is the recessive steady state short circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short circuit current

This short circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers  $V_{CC}$  supply.

#### 8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1044-Q1 exceeds the thermal shutdown threshold,  $T_{TSD}$ , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below  $T_{TSD}$ . The CAN bus pins are biased to  $V_{CC}/2$  during a TSD fault and the receiver to RXD path remains operational. The TCAN1044-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

### 8.3.6 Undervoltage Lockout

The supply pins,  $V_{CC}$  and  $V_{IO}$ , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

Table 8-1. Undervoltage Lockout - TCAN1044-Q1

V <sub>CC</sub>	DEVICE STATE	BUS	RXD PIN
> UV <sub>VCC</sub>	Normal	Per TXD	Mirrors bus
< UV <sub>VCC</sub>	Protected	High impedance Weak pull-down to ground <sup>(1)</sup>	High impedance

(1)  $V_{CC} = GND$ , see  $I_{LKG(OFF)}$ 

Table 8-2. Undervoltage Lockout - TCAN1044-Q1V

V <sub>cc</sub>	V <sub>IO</sub>	DEVICE STATE	BUS	RXD PIN	
> UV <sub>VCC</sub>	> UV <sub>VIO</sub>	Normal	Per TXD	Mirrors bus	
< 11)/	V <sub>VCC</sub> > UV <sub>VIO</sub>	STB = V <sub>IO</sub> : standby mode		V <sub>IO</sub> : Remote wake request <sup>(2)</sup>	
< UV <sub>VCC</sub>		STB = GND: Protected High impedance		Recessive	
> UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected	Weak pull-down to ground <sup>(1)</sup>	High impedance	
< UV <sub>VCC</sub>	< UV <sub>VIO</sub>	ground		High impedance	

- (1) V<sub>CC</sub> = GND, see I<sub>LKG(OFF)</sub>
- (2) See Section 8.4.3.1

Once the undervoltage condition is cleared and  $t_{MODE}$  has expired the TCAN1044-Q1 transitions to normal mode and the host controller can send and receive CAN traffic again.

#### 8.3.7 Unpowered Device

The TCAN1044-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

#### 8.3.8 Floating pins

The TCAN1044-Q1 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This ensures that the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See Table 8-3 for details on pin bias conditions.

Table 8-3. Pin Bias

Pin	Pull-up or Pull-down	Comment
TXD	Pull-up	Weakly biases TXD towards recessive to prevent bus blockage or TXD DTO triggering



### Table 8-3. Pin Bias (continued)

Pin	Pull-up or Pull-down	Comment
STB	Pull-up	Weakly biases STB towards low-power standby mode to prevent excessive system power

#### 8.4 Device Functional Modes

#### 8.4.1 Operating Modes

The TCAN1044-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin on the TCAN1044-Q1.

#### **Table 8-4. Operating Modes**

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See section 8.3.3.1
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

#### 8.4.2 Normal Mode

This is the normal operating mode of the TCAN1044-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins. The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

#### 8.4.3 Standby Mode

This is the low-power mode of the TCAN1044-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD as shown in Figure 8-5. The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB pin low . The CAN bus pins are weakly pulled to GND in this mode; see Figure 8-2 and Figure 8-3.

In standby mode, only the  $V_{IO}$  supply is required therefore the  $V_{CC}$  may be switched off for additional system level current savings.

#### 8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1044-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN1044-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the  $t_{WK\_FILTER}$  time. Due to variability in  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP and thus no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than  $t_{WK\_FILTER(MAX)}$  are always detected as part of a WUP, and thus a wake request is always generated. See Figure 8-5 for the timing diagram of the wake-up pattern.



The pattern and t<sub>WK\_FILTER</sub> time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The  $t_{WK\_FILTER}$  timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value  $t \le t_{WK\_TIMEOUT}$ . If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See Figure 8-5 for the timing diagram of the wake-up pattern with wake timeout feature.




Figure 8-5. Wake-Up Pattern (WUP) with twk\_TIMEOUT



### 8.4.4 Driver and Receiver Function

The digital logic input and output levels for the TCAN1044-Q1 are CMOS levels with respect to either  $V_{CC}$  for 5 V systems or  $V_{IO}$  for compatible with MCUs having 1.8 V, 2.5 V, 3.3 V, or 5 V systems.

**Table 8-5. Driver Function Table** 

Device Mode	TXD Input <sup>(1)</sup>	Bus	Driven Bus State <sup>(2)</sup>	
Device Wode	1XD IIIput	CANH	CANL	Driven bus State
Normal	Low	High	Low	Dominant
Nomai	High or open	High impedance	High impedance	Biased recessive
Standby	Х	High impedance	High impedance	Biased to ground

(1) X = irrelevant

22

(2) For bus state and bias see Figure 8-2 and Figure 8-3

Table 8-6. Receiver Function Table Normal and Standby Mode

Table of the content and the man and otherway mode						
Device Mode	CAN Differential Inputs $V_{ID} = V_{CANH} - V_{CANL}$	Bus State	RXD Pin			
	V <sub>ID</sub> ≥ 0.9 V	Dominant	Low			
Normal	0.5 V < V <sub>ID</sub> < 0.9 V	Undefined	Undefined			
	V <sub>ID</sub> ≤ 0.5 V	Recessive	High			
	V <sub>ID</sub> ≥ 1.15 V	Dominant	High			
Standby	0.4 V < V <sub>ID</sub> < 1.15 V	Undefined	Low if a remote wake event occurred			
	V <sub>ID</sub> ≤ 0.4 V	Recessive	See Figure 8-5			
Any	Open (V <sub>ID</sub> ≈ 0 V)	Open	High			

Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

## 9.2 Typical Application

The TCAN1044-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. Figure 9-1 shows a typical configuration for 5 V controller applications. The bus termination is shown for illustrative purposes.




Figure 9-1. Transceiver Application Using 5 V I/O Connections



### 9.2.1 Design Requirements

#### 9.2.1.1 CAN Termination

Termination may be a single  $120-\Omega$  resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see Figure 9-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




Figure 9-2. CAN Bus Termination Concepts

#### 9.2.2 Detailed Design Procedures

#### 9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1044-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from 50  $\Omega$  to 65  $\Omega$  where the differential output must be greater than 1.5 V. The TCAN1044-Q1 family is specified to meet the 1.5 V requirement down to 50  $\Omega$  and is specified to meet 1.4 V differential output at 45 $\Omega$  bus load. The differential input resistance of the TCAN1044-Q1 is a minimum of 40 k $\Omega$ . If 100 TCAN1044-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- $\Omega$  differential load in parallel with the nominal 60  $\Omega$  bus termination which gives a total bus load of approximately 52  $\Omega$ . Therefore, the TCAN1044-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility, the CAN network system designer must take the responsibility of good network design to ensure robust network operation.







Figure 9-3. Typical CAN Bus

## 9.2.3 Application Curves



### 9.3 System Examples

The TCAN1044-Q1 CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8 V, 2.5 V, or 3.3 V application is shown in Figure 9-6. The bus termination is shown for illustrative purposes.




Figure 9-6. Typical Transceiver Application Using 1.8 V, 2.5 V, 3.3 V IO Connections

## 10 Power Supply Recommendations

The TCAN1044-Q1 transceiver is designed to operate with a main  $V_{CC}$  input voltage supply range between 4.5 V and 5.5 V. The TCAN1044-Q1V implements an IO level shifting supply input,  $V_{IO}$ , designed for a range between 1.8 V and 5.5 V. Both supply inputs must be well regulated. A decoupling capacitance, typically 100 nF, should be placed near the CAN transceiver's main  $V_{CC}$  supply pin in addition to bypass capacitors. A decoupling capacitor, typically 100 nF, should be placed near the CAN transceiver's  $V_{IO}$  supply pin in addition to bypass capacitors.



### Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and automotive design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

## 11.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and
  noise from propagating onto the board. This layout example shows an optional transient voltage suppression
  (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of
  the transceiver. This example also shows optional bus filter capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V<sub>CC</sub> and V<sub>IO</sub> of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

#### Note

High frequency current follows the path of least impedance and not the path of least resistance.

- This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C3. Split termination provides common mode filtering for the bus. See Section 9.2.1.1, Section 8.3.4, and Equation 2 for information on termination concepts and power ratings needed for the termination resistor(s).
- To limit current of digital lines series resistors may be used. Examples are R2, R3 and R4.
- Pin 1 is shown for the TXD input of the device with R1 as an optional pull-up resistor. If an open drain host controller is used this is mandatory to ensure the bit timing into the device is met.
- Pin 8 is shown with R4 assuming the mode pin STB, is used. If the device is used in normal mode only, R4 is not needed and the pads of C4 could be used for the pull down resistor R5 to GND.

### 11.2 Layout Example




Figure 11-1. Layout Example



# 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 18-Aug-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN1044DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1044	Samples
TCAN1044DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1044	Samples
TCAN1044VDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26SF	Samples
TCAN1044VDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1044V	Samples
TCAN1044VDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1044V	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 18-Aug-2021

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TCAN1044V-Q1:

Catalog: TCAN1044V

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Apr-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1044DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1044DRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1044VDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TCAN1044VDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1044VDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 17-Apr-2023



#### \*All dimensions are nominal

7 til dilliciololio ale Hollina								
Device Package Type		Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TCAN1044DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0	
TCAN1044DRQ1	SOIC	D	8	2500	356.0	356.0	35.0	
TCAN1044VDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0	
TCAN1044VDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0	
TCAN1044VDRQ1	SOIC	D	8	2500	356.0	356.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



PLASTIC QUAD FLAT PACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated