

input (GAIN).

MAX98304

Mono 3.2W Class D Amplifier

General Description

Applications

This device offers five selectable gain settings (0dB,

3dB, 6dB, 9dB, and 12dB) set by a single gain-select

Active emissions-limiting, edge-rate, and overshoot control circuitry greatly reduces EMI. A filterless spread-

spectrum modulation scheme eliminates the need for

output filtering found in traditional Class D devices. These

The IC's 0.95mA at 3.7V (1.2mA at 5V) guiescent current

The IC is available in a 9-bump (1.0mm x 1.0mm) WLP with 0.3mm pitch that is specified over the extended

features reduce application component count.

extends battery life in portable applications.

Notebook and Netbook Computers

-40°C to +85°C temperature range.

Portable Audio Players

Cellular Phones

VoIP Phones

Tablets MP3 Plavers

Features

- The MAX98304 mono 3.2W Class D amplifier provides Class AB audio performance with Class D efficiency.
 - Spread Spectrum and Active Emissions Limiting
 - Five Pin-Selectable Gains
 - ♦ 19µV_{RMS} Ultra-Low Noise
 - 90dB PSRR
 - Click-and-Pop Suppression
 - Thermal and Overcurrent Protection
 - Low-Current Shutdown Mode
 - 1.0mm x 1.0mm, 9-Bump WLP (0.3mm Pitch) Space-Saving Package


Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX98304EWL+	-40°C to +85°C	9 WLP	AIR

+Denotes a lead(Pb)-free/RoHS-compliant package.

Visit <u>www.maximintegrated.com/products/patents</u> for product patent marking information.

Bump Configuration



+2.5V TO +5.5V SHDN GAIN MAX98304 0.47µF IN+ 0.47µF IN+ N-PGND -*SYSTEM BULK CAPACITANCE

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

19-5519; Rev 0; 9/10

_Typical Application Circuit

Mono 3.2W Class D Amplifier

ABSOLUTE MAXIMUM RATINGS

PVDD, IN+, IN-, SHDN, GAIN to PGN	D0.3V to +6V
All Other Pins to PGND	0.3V to (V _{PVDD} + 0.3V)
Continuous Current Into/Out of PVDD	, PGND, OUT ±750mA
Continuous Input Current (all other pin	ns) ±20mA
Duration of Short Circuit Between	
OUT_ and PVDD, PGND	Continuous
OUT+ and OUT	Continuous

Continuous Power Dissipation ($T_A = +70^{\circ}C$) for Multilayer Board
9-Bump WLP (derate 10.6mW/°C)848mW
Junction Temperature+150°C
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB (GAIN = PGND), $R_L = \infty$, R_L connected between OUT+ to OUT-, AC measurement bandwidth 20Hz to 22kHz, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C.) (Notes 1, 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage Range	PVDD	Inferred from PSRR test		2.5		5.5	V	
Undervoltage Lockout	UVLO	PVDD falling		1.5	1.8	2.2	V	
		TA = +25°C			1.2	1.8		
Quiescent Supply Current	IDD	V _{PVDD} = 3.7V	VPVDD = 3.7V		0.95		mA	
Shutdown Supply Current	ISHDN	$V\overline{SHDN} = 0V, T_A = +25$	5°C		< 0.1	10	μA	
Turn-On Time	ton				3.4	10	ms	
Bias Voltage	VBIAS				V _{PVDD} /2		V	
			Av = 12dB	45	70			
			Av = 9dB	64	100		kΩ	
Input Resistance	RIN	$T_A = +25$ °C, single-ended	Av = 6dB	90	140			
			Av = 3dB	128	200			
			Av = 0dB	180	280			
		Connect GAIN to PGND		11.5	12	12.5		
		Connect GAIN to PGND through 100k Ω ±5%		8.5	9	9.5	dB	
Voltage Gain	Av	Connect GAIN to PVDD		5.5	6	6.5		
		Connect GAIN to PVDD through 100k Ω ±5%		2.5	3	3.5		
		GAIN unconnected		-0.5	0	+0.5	1	
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$ (Note 3)			±1	±4.5	mV	
		Peak voltage,	Into shutdown		-74			
Click and Pop	K _{CP}	A-weighted, 32 samples per second, $R_L = 8\Omega$ (Notes 3, 4)	Out of shutdown		-60		dBV	
Common-Mode Rejection Ratio	CMRR	fIN = 1kHz, input refer	red		80		dB	

Mono 3.2W Class D Amplifier

ELECTRICAL CHARACTERISTICS (continued)

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB (GAIN = PGND), RL = ∞, RL connected between OUT+ to OUT-, AC measurement bandwidth 20Hz to 22kHz, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
		V _{PVDD} = 2.5V to 5.5V	, T _A = +25°C	72	90			
Power-Supply Rejection Ratio (Note 3)	BOBB		f = 217Hz		80			
	PSRR	$V_{RIPPLE} = 200 m V_{P-P}$	f = 1kHz		84		dB	
			f = 20kHz		84			
		THD+N = 10%, f = 1kHz,	V _{PVDD} = 5.0V		3.2			
			$V_{PVDD} = 4.2V$		2.2			
		$R_L = 4\Omega + 33\mu H$	$V_{PVDD} = 3.7V$		1.7		1	
		THD+N = 1%,	V _{PVDD} = 5.0V		2.6			
		f = 1 kHz,	$V_{PVDD} = 4.2V$		1.8			
Output Power	Dour	$R_L = 4\Omega + 33\mu H$	V _{PVDD} = 3.7V		1.4		w	
Oulpul Power	Pout	THD+N = 10%,	VPVDD = 5.0V		1.8		- vv	
		f = 1 kHz,	VPVDD = 4.2V		1.2		-	
		$R_L = 8\Omega + 68\mu H$	VPVDD = 3.7V		0.96			
		THD+N = 1%, f = 1kHz, R _L = 8 Ω + 68 μ H	VPVDD = 5.0V		1.4			
			VPVDD = 4.2V		1		1	
			V _{PVDD} = 3.7V		0.8		1	
Total Harmonic Distortion Plus Noise	THD+N		$R_{L} = 4\Omega$ $P_{OUT} = 1W$		0.03	0.1		
		$f_{IN} = 1 kHz$	$R_{L} = 8\Omega$ $P_{OUT} = 0.7W$		0.03		%	
Oscillator Frequency	fosc				300		kHz	
Spread-Spectrum Bandwidth					±12.5		kHz	
Efficiency	η	POUT = 1.75W, RL = 8	8Ω	93		%		
	VN		$A_V = 12 dB$		31			
			$A_V = 9 dB$		26		μVrms	
Noise		A-weighted (Note 3)	$A_V = 6 dB$		23			
			Av = 3dB		21			
			Av = 0dB		19		1	
Output Current Limit	ILIM				2.8		A	
Thermal Shutdown Level					155		°C	
Thermal Shutdown Hysteresis					15		°C	
DIGITAL INPUT (SHDN)								
Input-Voltage High	VINH	V _{PVDD} = 2.5V to 5.5V		1.4			V	
Input-Voltage Low	VINL	VPVDD = 2.5V to 5.5V	1			0.4	V	
Input Leakage Current		TA = +25°C				±1	μA	


Note 1: This device is 100% production tested at +25°C. All temperature limits are guaranteed by design.

Note 2: Testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For $R_L = 4\Omega$, $L = 33 \mu H. \text{ For } R_L = 8 \Omega, L = 68 \mu H.$ **Note 3:** Amplifier inputs AC-coupled to ground.

Note 4: Mode transitions controlled by SHDN.

Typical Operating Characteristics


 $(V_{PVDD} = V_{SHDN} = 5.0V, V_{PGND} = 0V, A_V = 6dB, R_L = \infty, R_L connected between OUT+ to OUT-, AC measurement bandwidth 20Hz to 22kHz, T_A = +25°C, unless otherwise noted.)$



Maxim Integrated

Typical Operating Characteristics (continued)


 $(V_{PVDD} = V_{SHDN} = 5.0V, V_{PGND} = 0V, A_V = 6dB, R_L = \infty, R_L connected between OUT+ to OUT-, AC measurement bandwidth 20Hz to 22kHz, T_A = +25°C, unless otherwise noted.)$



Maxim Integrated

Typical Operating Characteristics (continued)


 $(V_{PVDD} = V_{SHDN} = 5.0V, V_{PGND} = 0V, A_V = 6dB, R_L = \infty, R_L connected between OUT+ to OUT-, AC measurement bandwidth 20Hz to 22kHz, T_A = +25°C, unless otherwise noted.)$




Maxim Integrated


Typical Operating Characteristics (continued)

 $(V_{PVDD} = V_{SHDN} = 5.0V, V_{PGND} = 0V, A_V = 6dB, R_L = \infty, R_L connected between OUT+ to OUT-, AC measurement bandwidth 20Hz to 22kHz, T_A = +25°C, unless otherwise noted.)$





Bump Configuration



Bump Description

BUMP	NAME	FUNCTION
A1	OUT-	Negative Speaker Output
A2	OUT+	Positive Speaker Output
A3	PVDD	Power Supply. Bypass PVDD to PGND with 0.1µF II 10µF.
B1	PGND	Ground
B2	N.C.	No Connection. Can be left unconnected, or connected to PGND.
B3	GAIN	Gain Select. See Table 1 for GAIN settings.
C1	SHDN	Active-Low Shutdown Input. Drive SHDN low to place the device in shutdown.
C2	IN-	Inverting Audio Input
C3	IN+	Noninverting Audio Input

Mono 3.2W Class D Amplifier

Detailed Description

The MAX98304 features low quiescent current, a lowpower shutdown mode, comprehensive click-and-pop suppression, and excellent RF immunity.

The device offers Class AB audio performance with Class D efficiency in a minimal board-space solution.

The Class D amplifier features spread-spectrum modulation, edge-rate, and overshoot control circuitry that offers significant improvements to switch-mode amplifier radiated emissions.

The amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal overload and short-circuit protection.

Class D Speaker Amplifier

The filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I²R loss of the MOSFET on-resistance and quiescent current overhead.

Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's patented active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions, while maintaining up to 93% efficiency.

Maxim's patented spread-spectrum modulation mode flattens wideband spectral components, while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The IC's spread-spectrum modulator randomly varies the switching frequency by ± 12.5 kHz around the center frequency (300kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 1).

Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (2.8A typ), the IC disables the outputs for approximately 100µs. At the end of 100µs, the outputs are reenabled. If the fault condition still exists, the IC continues to disable and reenable the outputs until the fault condition is removed.

Selectable Gain

The IC offers five programmable gain selections through a single gain input (GAIN).

Table 1. Gain Control Configuration

GAIN PIN	MAXIMUM GAIN (dB)
Connect to PGND	12
Connect to PGND through $100 k\Omega \pm 5\%$ resistor	9
Connect to PVDD	6
Connect to PVDD through $100 k\Omega \pm 5\%$ resistor	3
Unconnected	0




Figure 1. EMI with 60cm of Speaker Cable and No Output Filtering

Mono 3.2W Class D Amplifier

Shutdown

The IC features a low-power shutdown mode, drawing less than $0.1\mu A$ (typ) of supply current. Drive \overline{SHDN} low to put the IC into shutdown.

Click-and-Pop Suppression

The IC speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces any audible transient sources internal to the device. When entering shutdown, the differential speaker outputs ramp down to PGND quickly and simultaneously.

Applications Information

Filterless Class D Operation

Traditional Class D amplifiers require an output filter. The filter adds cost, size, and decreases efficiency and THD+N performance. The IC's filterless modulation scheme does not require an output filter.

Because the switching frequency of the IC is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance > 10 μ H. Typical 8 Ω speakers exhibit series inductances in the 20 μ H to 100 μ H range.

Component Selection Power-Supply Input (PVDD)

PVDD powers the speaker amplifier. PVDD ranges from 2.5V to 5.5V. Bypass PVDD with a 0.1μ F and 10μ F capacitor to PGND. Apply additional bulk capacitance at the device if long input traces between PVDD and the power source are used.

Input Filtering

The input-coupling capacitor (C_{IN}), in conjunction with the amplifier's internal input resistance (R_{IN}), forms a highpass filter that removes the DC bias from the incoming signal. These capacitors allow the amplifier to bias the signal to an optimum DC level.

Assuming zero source impedance CIN is:

$$C_{IN} = \frac{2\pi \times R_{IN}}{f_{-3dB}} [\mu F]$$

where f_{-3dB} is the -3dB corner frequency and R_{IN} is the input resistance shown in the *Electrical Characteristics* table. Use capacitors with adequately low voltage-coefficient for best low-frequency THD performance.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As the load impedance decreases, the current drawn from the device increases. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the device output to a 4 Ω load through 100m Ω of total speaker trace, 1.904W is being delivered to the speaker. If power is delivered through 10m Ω of total speaker trace, 1.99W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the device.

The IC is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to Application Note 1891: *Waferlevel packaging (WLP) and its applications*. Figure 2 shows the dimensions of the WLP balls used on the IC.





Figure 2. MAX98304 WLP Ball Dimensions

Functional Diagram



Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns, go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE	NO.		LAND PATTERN		
9 WLP	W91D1+1	<u>21-048</u>	<u>6</u>				
PIN 1 INDICATOR	MARKING D D S	A1 SIDE VIEW	A3 A2 A2 A e ote 7		A A A: A: D D EI E E E S E S E	0.64 1 0.16 2 0.48 3 0.02 0.21 1 0.60 1 0.60 0.30 0 0.00	BASIC
			E		[)	
		PKG. CODE	MIN	МАХ	MIN	МАХ	DEPOPULATED BUMPS
		W91D1+1	0.95	0.98	0.95	0.98	NONE
		NOTES: 1. Terminal pitch is of 2. Outer dimension 3. All dimensions in 1 4. Marking shown is 5. Tolerance is ± 0.0 6. All dimensions ap 7. Front - side finish of	nillimeter. for packa 2 unless sp	ge orier ecified	ntation r	eferenco	e only.
BOTTOM VIEW			TITLE		AGE OUTI IPS, WLP F		
			1	A ROW	IFS. WILP F		
DRAWING NOT TO SCALE-			APPROVAL		JMENT CONTRO		REV.

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	9/10	Initial release	—



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2010 Maxim Integrated Products, Inc.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.