- SN74LS64X-1 Versions Rated at I_{OL} of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so the buses are effectively isolated.


The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum I_{OL} is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN54LS' . . . J PACKAGE SN74LS' . . . DW OR N PACKAGE (TOP VIEW)

DIR[1	20	□vcc
A1[2	19	□G
A2[3	18	_B1
A3[4	17	_B2
A4[5	16	B3
A5[6	15	□ B4
A6[7	14	□ B5
A7[8	13	⊒ в6
A8[9	12	_B7
GND	10	11]B8

SN54LS' . . . FK PACKAGE (TOP VIEW)




FUNCTION TABLE

CO	NTROL		OPERATION	
IN	PUTS	'LS640	'LS641	
G	DIR	'LS642	'LS645	'LS644
L	L	B data to A bus	B data to A bus	B data to A bus
L	Н	A data to B bus	A data to B bus	A data to B bus
Н	X	Isolation	Isolation	Isolation

H = high level, L= low level, X = irrelevant

SDLS189 - APRIL 1979 - REVISED MARCH 1988


logic symbols†





 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.





logic diagrams (positive logic)













absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. 7 V
Input voltage: All inputs	. 7 V
I/O ports	
Operating free-air temperature range: SN54LS640, SN54LS64555°C to 1	25°C
SN74LS640, SN74LS645 0 °C to	70°C
Storage temperature range65°C to 1	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	PARAMETER		SN54LS			N74LS6 N74LS6		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-Ivel input voltage	2	2		2			V
VIL	Low-level input voltage		0.5				0.6	V
ЮН	High-level output current			12			- 15	mA
loL	Low-level output current			12			24	
·UL							48†	mA
TA	Operating free-air temperature	– 55		125	0		70	°c

[†]The 48-mA limit applies for the SN74LS640-1 and SN74LS645-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	PARAMETER	ТЕ	ST CONDITION	S‡		N54LS6 N54LS6			N74LS6		UNIT
					MIN	TYP§	MAX	MIN	TYP§	MAX	1
VIK		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$				- 1.5			- 1.5	V
Hyste (V _{T+} –		V _{CC} = MIN,		A or B input	0.1	0.4		0.2	0.4		V
Voн		V _{CC} = MIN,	V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		
*OH		VIL = MAX		IOH = MAX	2			2			1
		V _{CC} = MIN,	\/ = 2 \/	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL		V _{IL} = MAX	*IH 2 *,	IOL = 24 mA					0.35	0.5	1 v
				IOL = 48 mA#					0.4	0.5	1
lozh		V _{CC} = MAX,		V _O = 2.7 V			20			20	μΑ
lozL		V _{CC} = MAX,	Ğat2∨,	V _O = 0.4 V			- 0.4			- 0.4	mA
l _l	A or B	V _{CC} = MAX		V ₁ = 5.5 V			0.1			0.1	
''	DIR or G	VCC WAX		V ₁ = 7 V		***************************************	0.1			0.1	mA
IH		V _{CC} = MAX,	V _{IH} = 2.7 V				20			20	μΑ
ILL		V _{CC} = MAX,	V _{IL} = 0.4 V				- 0.4			- 0.4	mA
los¶		V _{CC} = MAX			- 40		- 225	- 40		- 225	mA
	Outputs high					48	70		48	70	
Icc	Outputs low	$V_{CC} = MAX$,	Outputs open			62	90		62	90	mA
	Outputs at Hi-Z					64	95		64	95	1

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^{*}The 48-mA condition applies for the SN74LS640-1 and SN74LS645-1 only.



 $^{^{\}S}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A'} = 25 ^{\circ}\text{C}$.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	FROM	то	TEST	'LS64	10, 'LS6	640-1	'LS64	5, 'LS6	45-1	UNIT
	PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
10	Propagation delay time,	Α	В			6	10		8	15	
tPLH	low-to-high-level output	В	Α	1		6	10		8	15	ns
tou	Propagation delay time,	Α	В	C 45 n5		8	15		11	15	
tPHL	high-to-low-level output	В	А	$C_L = 45 \text{ pF},$		8	15		11	15	ns
ton	Output enable time to	G	А	$R_L = 667 \Omega$, See Note 2		31	40		31	40	
tPZL	low level	G	В	See Note 2		31	40		31	40	ns
+	Output enable time to	G	А			23	40		26	40	
^t PZH	high level	G	В			23	40		26	40	ns
	Output disable time	G	Α	C		15	25		15	25	
^t PLZ	from low level	G	В	C _L = 5 pF,		15	25		15	25	ns
+	Output disable time	G	Α	$R_L = 667 \Omega$,		15	25		15	25	
tPHZ	from high level	G	В	See Note 2		15	25		15	25	ns


NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



SDLS189 - APRIL 1979 - REVISED MARCH 1988

TYPICAL CHARACTERISTICS






FIGURE 1

SN54LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 3

SN74LS' INVERTING OUTPUT VOLTAGE




FIGURE 2

SN74LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 4



SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 OCTAL BUS TRANSCEIVRS WITH OPEN-COLLECTOR OUTPUTS

SDLS189 - APRIL 1979 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
nput voltage: All inputs and I/O ports
Operating free-air temperature range: SN54LS641, SN54LS642, SN54LS644
SN74LS641, SN74LS642, SN74LS644
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	PARAMETER		SN54LS SN54LS SN54LS	642	s	N74LS6 N74LS6 N74LS6	642	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.5			0.6	V
۷он	High-level output voltage			5.5			5.5	V
loL	Low-level output current			12			24	
.OL	work for or output outfort						48 §	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

The 48 mA limit applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	SN54LS641 SN74LS641 SN74LS642 SN74LS642 SN74LS642 SN74LS644 SN74				TEST CONDITIONS \$ SN54LS642 SN74L		42	UNIT	
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			- 1.5			- 1.5	V
Hysteres (V _{T+} – V		V _{CC} = MIN,	A or B input	0.1	0.4		0.2	0.4		V
ЮН		V _{CC} = MIN, V _{IL} = MAX,	V _{IH} = 2 V, V _{OH} = 5.5 V			0.1			0.1	mA
		V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL		V _{1H} = 2 V,	IOL = 24 mA					0.35	0.5	V
		VIL = MAX	IOL = 48 mA §					0.4	0.5	
11	A or B	V _{CC} = MAX	V _I = 5.5 V			0.1			0.1	
	DIR or G	VCC WAX	V ₁ = 7 V			0.1			0.1	mA
IH		V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
IIL.		V _{CC} = MAX,	V ₁ = 0.4 V			- 0.4			- 0.4	mA
	Outputs high				48	70		48	70	
Icc	Outputs low	V _{CC} = MAX,	Outputs open		62	90		62	90	mA
	Outputs at Hi-Z				64	95		64	95	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.


[§]The 48 mA condition applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

۸ = 25°C
-
>
വ
H
Vcc
at
characteristics
switching

DABAMETED	FROM	10	SNOITIGNOO TOST	'LS641, 'LS641-1	41-1	'LS642, 'LS642-1	642-1	'LS644, 'LS644-1	644-1	
AL TIMENET	(INPUT)	(OUTPUT)	EST CONDITIONS	MIN TYP MAX	MAX	MIN TYP MAX	MAX	MIN TYP	MAX	
Propagation delay time,	٨	В		17	25	19	25	17	25	
PLH low-to-high-level output	В	۷.		17	25	19	25	19	25	SC
Propagation delay time,	٧	В	CL 143 PL,	91	25	14	25	14	25	
PHE high-to-low-level output	В	A	0 100	16	25	14	25	16	25	SE SE
Output disable time	G, DIR	٧	nL = 00/ 32,	23	40	26	40	26	40	
FLH from low level	Ğ, DIR	В	C C+C N	25	40	28	40	25	40	su
Output enable time	G, DIR	٨	7 alon asc	34	20	43	9	43	09	
PHL from high level	G, DIR	В		37	20	39	09	37	50	Sc

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs









www.ti.com 6-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
84161012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84161012A SNJ54LS 640FK	Samples
8416101RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8416101RA SNJ54LS640J	Samples
SN54LS640J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS640J	Samples
SN54LS645J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS645J	Samples
SN74LS640-1DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS640-1	Samples
SN74LS640-1N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS640-1N	Samples
SN74LS640-1NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS640-1	Samples
SN74LS640DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS640	Samples
SN74LS640DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS640	Samples
SN74LS640N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS640N	Samples
SN74LS640NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS640	Samples
SN74LS641-1DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS641-1	Samples
SN74LS641-1DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS641-1	Samples
SN74LS641-1N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS641-1N	Samples
SN74LS641DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS641	Samples
SN74LS641N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS641N	Samples
SN74LS641NSR	ACTIVE	so	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS641	Samples
SN74LS642-1DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS642-1	Samples



6-Jun-2023 www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS642-1N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS642-1N	Samples
SN74LS642DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS642	Samples
SN74LS642N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS642N	Samples
SN74LS642NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS642	Samples
SN74LS645-1DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS645-1	Samples
SN74LS645-1DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS645-1	Samples
SN74LS645-1N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS645-1N	Samples
SN74LS645-1NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS645-1	Samples
SN74LS645DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS645	Samples
SN74LS645N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS645N	Samples
SN74LS645NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS645	Samples
SNJ54LS640FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84161012A SNJ54LS 640FK	Samples
SNJ54LS640J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8416101RA SNJ54LS640J	Samples
SNJ54LS645J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS645J	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Jun-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS640, SN54LS645, SN74LS640, SN74LS645:

Catalog: SN74LS640, SN74LS645

Military: SN54LS640, SN54LS645

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





Α	10	Dimension designed to accommodate the component width
В	30	Dimension designed to accommodate the component length
K	(0)	Dimension designed to accommodate the component thickness
7	W	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS640-1NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS640DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS640NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS641-1DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS641NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS642NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS645-1DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS645-1NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS645NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com 9-Aug-2022




*All dimensions are nominal

7 III dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS640-1NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS640DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS640NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS641-1DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS641NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS642NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS645-1DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS645-1NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS645NSR	SO	NS	20	2000	367.0	367.0	45.0



www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
84161012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74LS640-1DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS640-1N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS640DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS640N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS641-1DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS641-1N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS641DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS641N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS642-1DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS642-1N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS642DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS642N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS645-1DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS645-1N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS645DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS645N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54LS640FK	FK	LCCC	20	1	506.98	12.06	2030	NA

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated