<span id="page-0-0"></span>

 $\overline{0}$ 

# 20 GHz to 54 GHz, GaAs, pHEMT, MMIC, 29 dBm (0.5 W) Power Amplifier

#### **FEATURES**

- ► Integrated power-supply capacitors and bias inductors
- ► Integrated AC coupling capacitors
- ► Gain: 17.5 dB typical at 20 GHz to 35 GHz
- ► Input return loss: 14 dB typical at 20 GHz to 35 GHz
- ► Output return loss: 15 dB typical at 20 GHz to 35 GHz
- ► OP1dB: 28 dBm typical at 20 GHz to 35 GHz
- $\triangleright$  P<sub>SAT</sub>: 28.5 dBm typical at 20 GHz to 35 GHz
- ► OIP3: 34.5 dBm typical at 20 GHz to 35 GHz
- ► Noise figure: 7.5 dB typical at 20 GHz to 35 GHz
- ► 5 V supply voltage at 850 mA
- $\blacktriangleright$  50  $\Omega$  matched input and output
- $\triangleright$  5.00 mm  $\times$  5.00 mm, 24-terminal chip array, small outline, no [lead cavity \[LGA\\_CAV\] package](#page-23-0)

#### **APPLICATIONS**

- ► Military and space
- ► Test instrumentation

#### **GENERAL DESCRIPTION**

The ADPA7009-2 is a gallium arsenide (GaAs), pseudomorphic high-electron-mobility transistor (pHEMT), monolithic microwave integrated circuit (MMIC), 0.5 W power amplifier with an integrated temperature-compensated, on-chip power detector that operates between 20 GHz and 54 GHz. The amplifier provides a gain of 17.5 dB, an output power for 1 dB compression (OP1dB) of 28 dBm, and a typical output third-order intercept (OIP3) of 34.5 dBm at 20 GHz to 35 GHz. The ADPA7009-2 requires 850 mA from a 5 V supply voltage (VDDx). The RF input and outputs are internally matched and DC-blocked for ease of integration into higher level assemblies. Most of the typically required external passive components for operation (AC coupling capacitors and power supply decoupling capacitors) are integrated, which facilitates a small, compact printed circuit board (PCB) footprint. The ADPA7009-2 is available in a [5.00](#page-23-0) [mm × 5.00 mm, 24-terminal chip array, small outline, no lead cavity](#page-23-0) [\[LGA\\_CAV\] package](#page-23-0).

#### **FUNCTIONAL BLOCK DIAGRAM**



*Figure 1. Functional Block Diagram*

**Rev. 0**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADPA7009-2.pdf&product=ADPA7009-2&rev=0)**

**[TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**



### **REVISION HISTORY**

#### **8/2022—Revision 0: Initial Version**



# <span id="page-2-0"></span>**SPECIFICATIONS**

#### **20 GHz TO 35 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, supply voltage (V<sub>DD</sub>) = 5 V, quiescent drain current (I<sub>DQ</sub>) = 850 mA, and 50  $\Omega$  matched input and output, unless otherwise noted. Adjust the gate voltage ( $V_{GG}$ ) from −1.5 V to 0 V to achieve  $I_{DQ}$  = 850 mA typical.

#### *Table 1. 20 GHz to 35 GHz Frequency Range*



#### **35 GHz TO 43 GHz FREQUENCY RANGE**

I <sub>CASE</sub> = 25°C, V<sub>DD</sub> = 5 V, I<sub>DQ</sub> = 850 mA, and 50 Ω matched input and output, unless otherwise noted. Adjust V<sub>GG</sub> from −1.5 V to 0 V to achieve I<sub>DQ</sub> = 850 mA typical.





# <span id="page-3-0"></span>**SPECIFICATIONS**

# **43 GHz TO 54 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD</sub> = 5 V, I<sub>DQ</sub> = 850 mA, and 50 Ω matched input and output, unless otherwise noted. Adjust V<sub>GG</sub> from −1.5 V to 0 V to achieve  $I_{\text{DQ}}$  = 850 mA typical.

### *Table 3. 43 GHz to 54 GHz Frequency Range*



### <span id="page-4-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### *Table 4. Absolute Maximum Ratings*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **THERMAL RESISTANCE**

Thermal performance is directly linked to system design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{\text{JC}}$  is the channel-to-case thermal resistance (channel to exposed metal ground pad on the underside of the device).

#### *Table 5. Thermal Resistance*



 $1 - \theta_{\text{JC}}$  was determined by simulation under the following conditions: the heat transfer is due solely to thermal conduction from the channel, through the ground pad, to the PCB, and the ground pad is held constant at the operating temperature of 85°C.

# **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD-protected area only.

Human Body Model (HBM) per ANSI/ESDA/JEDEC JS-001.

### **ESD Ratings for ADPA7009-2**

#### *Table 6. ADPA7009-2, 24-Terminal LGA\_CAV*



#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-5-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



*Figure 2. Pin Configuration*





#### <span id="page-6-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**

#### **INTERFACE SCHEMATICS**

GND ׇ֘֟׆֘֝֜<br>׆  $\frac{3}{2}$ 

*Figure 3. GND Interface Schematic*

 $RFIN$   $\circ$   $\leftarrow$   $\leftarrow$   $\frac{8}{3}$ 

*Figure 4. RFIN Interface Schematic*



*Figure 5. VGG1 and VGG2 Interface Schematic*



*Figure 6. VDD1 and VDD2 Interface Schematic*

$$
\begin{array}{c}\n\begin{array}{ccc}\n\downarrow & \downarrow & \downarrow \\
\downarrow & & \downarrow \\
\downarrow & & \downarrow \\
\downarrow & & \downarrow \\
\end{array}\n\end{array}
$$

*Figure 7. VDET Interface Schematic*

$$
\begin{array}{c}\n\leftarrow \\
\downarrow \\
\downarrow \\
\downarrow\n\end{array}
$$

*Figure 8. VREF Interface Schematic*

$$
\text{---}\hspace{-0.1cm} \text{---}\hs
$$

*Figure 9. RFOUT Interface Schematic*

<span id="page-7-0"></span>

*Figure 10. Gain and Return Loss vs. Frequency, V<sub>DD</sub> = 5 V, I<sub>DQ</sub> = 850 mA* 



*Figure 11. Gain vs. Frequency for Various VDD Values, IDQ = 850 mA*



*Figure 12. Input Return Loss vs. Frequency for Various Temperatures, VDD = 5 V, IDQ = 850 mA*



*Figure 13. Gain vs. Frequency for Various Temperatures, VDD = 5 V, IDQ = 850 mA*



*Figure 14. Gain vs. Frequency for Various IDQ Values, VDD = 5 V*



*Figure 15. Input Return Loss vs. Frequency for Various VDD Values, IDQ = 850 mA*



*Figure 16. Input Return Loss vs. Frequency for Various IDQ Values, VDD = 5 V*



*Figure 17. Output Return Loss vs. Frequency for Various VDD Values, IDQ = 850 mA*



*Figure 18. Reverse Isolation vs. Frequency for Various Temperatures, VDD = 5 V, IDQ = 850 mA*



*Figure 19. Output Return Loss vs. Frequency for Various Temperatures, VDD = 5 V, IDQ = 850 mA*



*Figure 20. Output Return Loss vs. Frequency for Various IDQ Values, VDD = 5 V*



*Figure 21. Noise Figure vs. Frequency for Various Temperatures, V<sub>DD</sub> = 5 V, IDQ = 850 mA*



*Figure 22. OP1dB vs. Frequency for Various Temperatures, V<sub>DD</sub> = 5 V, I<sub>DQ</sub> = 850 mA*



*Figure 23. OP1dB vs. Frequency for Various IDQ Values, VDD = 5 V*



*Figure 24. OP1dB vs. Frequency for Various VDD Values, IDQ = 850 mA*



*Figure 25. P<sub>SAT</sub> vs. Frequency for Various Temperatures, V<sub>DD</sub> = 5 V, IDQ = 850 mA*



*Figure 26. PSAT vs. Frequency for Various IDQ Values, VDD = 5 V*



*Figure 27. PSAT vs. Frequency for Various, VDD Values, IDQ = 850 mA*



*Figure 28. Power-Added Efficiency (PAE) vs. Frequency for Various Temperatures, V<sub>DD</sub>* = 5 V,  $I_{DQ}$  = 850 mA, PAE at P<sub>SAT</sub>



*Figure 29. PAE vs. Frequency for Various IDQ Values, VDD = 5 V, PAE at PSAT*



*Figure 30. POUT, Gain, PAE, and Drain Current with RF Applied (IDD) vs. PIN, 26 GHz, VDD = 5 V, IDQ = 850 mA*



*Figure 31. PAE vs. Frequency for Various VDD Values, IDQ = 850 mA, PAE at PSAT*



*Figure 32. POUT, Gain, PAE, and IDD vs. PIN, 22 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_10_Figure_13.jpeg)

*Figure 33. P<sub>OUT</sub>*, Gain, PAE, and  $I_{DD}$  vs. P<sub>IN</sub>, 30 GHz, V<sub>DD</sub> = 5 V, I<sub>DO</sub> = 850 mA

![](_page_11_Figure_3.jpeg)

*Figure 34. POUT, Gain, PAE, and IDD vs. PIN, 36 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_11_Figure_5.jpeg)

*Figure 35. POUT, Gain, PAE, and IDD vs. PIN, 44 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_11_Figure_7.jpeg)

*Figure 36. PDISS vs. PIN for Various Frequencies, TCASE = 85°C, VDD = 5 V, IDQ = 850 mA*

![](_page_11_Figure_9.jpeg)

*Figure 37. POUT, Gain, PAE, and IDD vs. PIN, 40 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_11_Figure_11.jpeg)

*Figure 38. POUT, Gain, PAE, and IDD vs. PIN, 50 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_11_Figure_13.jpeg)

*Figure 39. OIP3 vs. Frequency for Various Temperatures, POUT per Tone = 14 dBm, VDD = 5 V, IDQ = 850 mA*

![](_page_12_Figure_3.jpeg)

*Figure 40. OIP3 vs. Frequency for Various IDQ Values, P*<sub>OUT</sub> per Tone = 14 dBm,  $V_{DD}$  = 5 V

![](_page_12_Figure_5.jpeg)

*Figure 41. Third-Order Intermodulation Distortion (IM3) vs. POUT per Tone for Various Frequencies, V<sub>DD</sub>* = 4 V,  $I_{DQ}$  = 850 mA

![](_page_12_Figure_7.jpeg)

*Figure 42. I<sub>DD</sub>* vs. P<sub>IN</sub> for Various Temperatures, 36 GHz, V<sub>DD</sub> = 5 V, *IDQ = 850 mA*

![](_page_12_Figure_9.jpeg)

*Figure 43. OIP3 vs. Frequency for Various VDD Values, POUT per Tone = 14 dBm, IDQ = 850 mA*

![](_page_12_Figure_11.jpeg)

*Figure 44. IM3 vs. P<sub>OUT</sub>* per Tone for Various Frequencies, V<sub>DD</sub> = 5 V, *IDQ = 850 mA*

![](_page_12_Figure_13.jpeg)

*Figure 45. I<sub>DD</sub> vs. P<sub>IN</sub>* for Various Frequencies, V<sub>DD</sub> = 5 V, I<sub>DQ</sub> = 850 mA

![](_page_13_Figure_3.jpeg)

*Figure 46. I<sub>DQ</sub> vs. Gate Voltage for Various Temperatures, V<sub>DD</sub> = 5 V* 

![](_page_13_Figure_5.jpeg)

*Figure 47. Detector Voltage (VREF – VDET) vs. POUT for Various Temperatures, 36 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_13_Figure_7.jpeg)

*Figure 48. VREF – VDET vs. POUT for Various Frequencies, VDD = 5 V, IDQ = 850 mA*

![](_page_13_Figure_9.jpeg)

*Figure 49. VGGX Current (IGGx) vs. PIN for Various Temperatures, 36 GHz, VDD = 5 V, IDQ = 850 mA*

![](_page_13_Figure_11.jpeg)

*Figure 50. VREF – VDET vs. Frequency for Various POUT Values, VDD = 5 V, IDQ = 850 mA*

![](_page_14_Figure_3.jpeg)

#### <span id="page-14-0"></span>**LOWER BIAS OPERATION**

*Figure 51. Gain vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 3 V* 

![](_page_14_Figure_6.jpeg)

*Figure 52. Input Return Loss vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 3 V* 

![](_page_14_Figure_8.jpeg)

*Figure 53. Output Return Loss vs. Frequency for Various IDQ Values,*  $V_{DD} = 3 \dot{V}$ 

![](_page_14_Figure_10.jpeg)

*Figure 54. Gain vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 4 V* 

![](_page_14_Figure_12.jpeg)

*Figure 55. Input Return Loss vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 4 V* 

![](_page_14_Figure_14.jpeg)

*Figure 56. Output Return Loss vs. Frequency for Various IDQ Values,*  $V_{DD} = 4 \dot{V}$ 

![](_page_15_Figure_3.jpeg)

*Figure 57. OP1dB vs. Frequency for Various IDQ Values, VDD = 3 V*

![](_page_15_Figure_5.jpeg)

*Figure 58. PSAT vs. Frequency for Various IDQ Values, VDD = 3 V*

![](_page_15_Figure_7.jpeg)

*Figure 59. Noise Figure vs. Frequency for Various IDQ Values, VDD = 3 V*

![](_page_15_Figure_9.jpeg)

*Figure 60. OP1dB vs. Frequency for Various IDQ Values, VDD = 4 V*

![](_page_15_Figure_11.jpeg)

*Figure 61. PSAT vs. Frequency for Various IDQ Values, VDD = 4 V*

![](_page_15_Figure_13.jpeg)

*Figure 62. Noise Figure vs. Frequency for Various IDQ Values, VDD = 4 V*

![](_page_16_Figure_3.jpeg)

![](_page_16_Figure_4.jpeg)

![](_page_16_Figure_5.jpeg)

*Figure 64. OIP3 vs. Frequency for Various IDQ Values, POUT per Tone = 14 dBm, VDD = 4 V*

# <span id="page-17-0"></span>**THEORY OF OPERATION**

The ADPA7009-2 is a GaAs, pHEMT, medium power amplifier with integrated decoupling components. Figure 65 shows a simplified block diagram. The drain current is set by the negative voltage applied to the VGG1 pin. The drain bias voltage is applied through the VDD1 pin. The gate and drain can alternatively be biased through the VGG2 and VDD2 pins. Bias inductors and 0.1 μF and 100 pF decoupling capacitors are integrated. The ADPA7009-2 uses a cascaded, 4-stage amplifier operating in quadrature between two 90° hybrids.

The input signal is divided evenly in two. Each path is amplified through four independent gain stages. The amplified signals are then combined at the output. This balanced amplifier approach

forms an amplifier with a combined gain of 17.5 dB and a  $P_{\text{SAT}}$ value of 28.5 dBm. The gate pins are internally connected and can be biased from either north or south of the circuit.

A portion of the RF output signal is directionally coupled to a diode for detection of the RF output power. When the diode is DC biased, the diode rectifies the RF power and makes the RF power available for measurement as a DC voltage at VDET. To allow temperature compensation of VDET, an identical and symmetrically located circuit, minus the coupled RF power, is available through VREF. Taking the difference of  $V_{REF} - V_{DET}$  provides a temperature-compensated signal that is proportional to the RF output (see Figure 65).

![](_page_17_Figure_7.jpeg)

*Figure 65. ADPA7009-2 Architecture*

### <span id="page-18-0"></span>**APPLICATIONS INFORMATION**

The ADPA7009-2 can be biased though VGG1 and VDD1 (north side) or VGG2 and VDD2 (south side). Figure 66 shows the primary application circuit with north-side biasing. Figure 67 shows southside biasing. The RFIN and RFOUT pins are internally AC-coupled.

Because VDD1, VDD2, VGG1, and VGG2 are internally decoupled, minimal external decoupling components are required on these pins.

VGG1 and VGG2 are the gate bias pins for the amplifier. VDD1 and VDD2 are the drain bias pins for the amplifier.

All measurements for this device were taken using the primary application circuit (see Figure 66).

See the [ADPA7009-2-EVALZ](http://www.analog.com/EVAL-ADPA7009-2) user guide for information on using the evaluation board.

To avoid damaging the device, set VGG1 to −1.5 V before turning on VDD1. VGG1 can then be adjusted upwards until the desired

*Table 8. Power Selection*

 $I_{\text{DO}}$  is achieved. Then, apply the RF input signal. If the desired gate voltage is known, VGG1 can be set to that voltage value directly without taking it to the pinch off voltage (-1.5 V).

To turn off the device, turn off the RF input signal, turn off VDD1, and then turn off VGG1.

The  $V_{DD}$  = 5 V and  $I_{DQ}$  = 850 mA bias conditions are recommended to optimize overall performance. Unless otherwise noted, the data shown was taken using the recommended bias conditions.

Operation of the ADPA7009-2 at different bias conditions may provide performance that differs from what is shown in [Table 1](#page-2-0) to [Table 3.](#page-3-0) Biasing the ADPA7009-2 for higher drain current typically results in higher OP1dB and gain at the expense of increased power consumption (see Table 8).

Data for Table 8 was taken at the following nominal bias conditions:  $V_{DD}$  = 5 V,  $T_{CASE}$  = 25°C, and frequency = 36 GHz.

![](_page_18_Picture_230.jpeg)

<sup>1</sup> Adjust V<sub>GGx</sub> from −1.5 V to 0 V to achieve the desired drain current.

![](_page_18_Figure_17.jpeg)

*Figure 66. Primary Application Circuit (North-Side Biasing)*

![](_page_18_Figure_19.jpeg)

*Figure 67. Alternate Application Circuit (South-Side Biasing)*

<span id="page-19-0"></span>The [HMC980LP4E](https://www.analog.com/hmc980lp4e) is an active bias controller that is designed to meet the bias requirements for enhancement mode and depletion mode amplifiers such as the ADPA7009-2. The controller provides constant drain current biasing over temperature and device to device variation, and properly sequences gate and drain voltages to ensure the safe operation of the amplifier. The HMC980LP4E also offers self-protection in the event of a short circuit, an internal charge pump that generates the negative voltage needed on the gate of the ADPA7009-2, and the option to use an external negative voltage source. The HMC980LP4E is also available in die form as the [HMC980-Die](https://www.analog.com/hmc980-die).

![](_page_19_Figure_4.jpeg)

*Figure 68. HMC980LP4E Active Bias Control*

### **APPLICATION CIRCUIT SETUP**

[Figure 69](#page-20-0) shows an application circuit using the HMC980LP4E to control the ADPA7009-2. When using an external negative supply for VNEG, see the application circuit shown in [Figure 70](#page-20-0).

In the application circuit shown in [Figure 69](#page-20-0), the ADPA7009-2 drain voltage ( $V_{DRAIN}$ ) and drain current ( $I_{DRAIN}$ ) are set by the following equations:

*VDD* = *VDRAIN* + (*IDRAIN* × 0.85 Ω)

 $V_{DD}$  = 5 V + (0.95 A × 0.85 Ω) = 5.81 V

where:

*VDD* and *VDRAIN* are in volts. *IDRAIN* is in amperes.

*R10* = (150 Ω × A) ÷ ( $I_{DRAIN}$ )

 $R10 = (150 \Omega \times A) \div (0.95 A) = 158 \Omega$ 

where: *R10* is in ohms. *IDRAIN* is in amperes.

#### **LIMITING VGATE FOR THE ADPA7009-2 VGGx ABSOLUTE MAXIMUM RATING REQUIREMENT**

When using the HMC980LP4E to control the ADPA7009-2, the minimum voltages for VNEG and VGATE must be −1.5 V to keep the voltages within the absolute maximum rating limit for the VGGx pin of the ADPA7009-2. To set the minimum voltages, set R15 and R16 to the values shown in [Figure 69](#page-20-0) and [Figure 70.](#page-20-0) Refer to the [AN-1363 Application Note](https://www.analog.com/AN-1363) *Meeting Biasing Requirements of Externally Biased RF/Microwave Amplifiers with Active Bias Controllers* for more information and calculations for R15 and R16.

The HMC980LP4E application circuits for biasing figures in the [AN-1363 Application Note](https://www.analog.com/AN-1363) are two examples of how the HMC980LP4E is used as an active bias controller. Both application circuits within the [AN-1363 Application Note](https://www.analog.com/AN-1363) show the R5 and R7 resistors, which are analogous to the R15 and R16 resistors shown in [Figure 69](#page-20-0) and [Figure 70.](#page-20-0)

<span id="page-20-0"></span>![](_page_20_Figure_3.jpeg)

*Figure 69. Application Circuit Using the HMC980LP4E with the ADPA7009-2 (Internal Negative Voltage Source)*

![](_page_20_Figure_5.jpeg)

*Figure 70. Application Circuit Using the HMC980LP4E with the ADPA7009-2 (External Negative Voltage Source)*

#### **HMC980LP4E BIAS SEQUENCE**

The DC supply sequence described in this section is required to prevent damage to the [HMC980LP4E](https://www.analog.com/HMC980LP4E) when using the device to control the ADPA7009-2.

#### **Power-Up Sequence**

The power-up sequence for the HMC980LP4E is as follows:

- **1.** Set VDIG = 3.3 V.
- **2.** Set S0 = 3.3 V.
- **3.** Set VDD = 5.81 V.
- **4.** Set VNEG = −1.5 V (this step is unnecessary if using an internally generated voltage).

**5.** Set EN = 3.3 V (the transition from 0 V to 3.3 V turns on VGATE and VDRAIN).

#### **Power-Down Sequence**

The power-down sequence for the HMC980LP4E is as follows:

- **1.** Set EN = 0 V (the transition from 3.3 V to 0 V turns off VDRAIN and VGATE).
- **2.** Set VNEG = 0 V (this step is unnecessary if using and internally generated voltage).
- **3.** Set VDD = 0 V.
- **4.** Set S0 = 0 V.
- **5.** Set VDIG = 0 V.

<span id="page-21-0"></span>After the HMC980LP4E bias control circuit is set up, toggle the bias to the ADPA7009-2 on or off by applying 3.3 V or 0 V, respectively, to the EN pin. At EN = +3.3 V, VGATE drops to −1.5 V, and VDRAIN turns on at +5 V. VGATE then rises until  $I<sub>DRAIN</sub>$  = 950 mA, and the closed control loop regulates  $I_{DRAIN}$  at 950 mA. When EN = 0 V, VGATE is set to −1.5 V, and VDRAIN is set to 0 V.

#### **CONSTANT DRAIN CURRENT BIASING VS. CONSTANT GATE VOLTAGE BIASING**

The [HMC980LP4E](https://www.analog.com/hmc980lp4e) uses closed-loop feedback to continuously adjust VGATE to maintain a constant drain current bias over DC supply variation, temperature, and device-to-device variation. In addition, constant drain current bias is the optimum method for reducing time in calibration procedures and for maintaining consistent performance over time. Comparing the constant drain current bias with a constant gate voltage bias where the current is driven to increase when RF power is applied, a slightly lower OP1dB is seen with a constant drain current bias. This OP1dB is shown in [Figure](#page-22-0) [78](#page-22-0), where the RF performance is slightly lower than the constant gate voltage bias operation due to a lower drain current at the high input powers as the device reaches 1 dB compression.

To increase the OP1dB performance for the constant drain current bias toward the constant gate voltage bias performance, increase the setpoint current, bringing it closer to the maximum  $I_{DD}$  current, as shown in [Figure 78.](#page-22-0) The limit of increasing  $I_{\text{DO}}$  under the constant drain current operation is set by the thermal limitations found in [Table 4](#page-4-0) with the maximum power-dissipation specification. As the  $I_{DD}$  increase continues, the actual OP1dB does not continue to increase indefinitely, and the power dissipation increases. Therefore, when using constant drain current biasing, take the trade-off between the power dissipation and the output P1dB performance into consideration.

### **CONSTANT I<sub>DD</sub> OPERATION**

 $T_{CASE}$  = 25°C,  $V_{DD}$  = 5 V, and  $I_{DD}$  = 950 mA for nominal operation, unless otherwise noted. Figure 71 to [Figure 78](#page-22-0) are biased with the [HMC980LP4E](https://www.analog.com/HMC980LP4E) active bias controller. See the [Biasing the AD-](#page-19-0)[PA7009-2 with the HMC980LP4E](#page-19-0) section for biasing details.

![](_page_21_Figure_9.jpeg)

*Figure 71. OP1dB vs. Frequency for Various Temperatures, V<sub>DD</sub> = 5 V, Data Measured with Constant I<sub>DD</sub>* = 950 mA

![](_page_21_Figure_11.jpeg)

*Figure 72. OP1dB vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 5 V, Data Measured with Constant I<sub>DD</sub>* = 950 mA

![](_page_21_Figure_13.jpeg)

*Figure 73. IDD vs. PIN, VDD = 5 V, Frequency = 36 GHz, Constant Drain Current (IDRAIN Setpoint = 950 mA) and Constant Gate Voltage (IDQ = 850 mA)*

<span id="page-22-0"></span>![](_page_22_Figure_3.jpeg)

*Figure 74. P<sub>SAT</sub> vs. Frequency for Various Temperatures, V<sub>DD</sub> = 5 V, Data Measured with Constant I<sub>DD</sub>* = 950 mA

![](_page_22_Figure_5.jpeg)

*Figure 75. PSAT vs. Frequency for Various IDQ Values, VDD = 5 V, Data Measured with Constant I<sub>DD</sub>* 

![](_page_22_Figure_7.jpeg)

*Figure 76. PAE vs. PIN, VDD = 5 V, Frequency = 36 GHz, Constant Drain Current (IDRAIN Setpoint = 950 mA) and Constant Gate Voltage (IDQ = 850 mA)*

![](_page_22_Figure_9.jpeg)

*Figure 77. POUT vs. PIN, VDD = 5 V, Frequency = 36 GHz, Constant Drain Current (I<sub>DRAIN</sub> Setpoint = 950 mA) and Constant Gate Voltage (I<sub>DQ</sub> = 850 mA)* 

![](_page_22_Figure_11.jpeg)

*Figure 78. OP1dB vs. Frequency, VDD = 5 V, Constant Drain Current (IDRAIN Setpoint = 950 mA) and Constant Gate Voltage (IDQ = 850 mA)*

# <span id="page-23-0"></span>**OUTLINE DIMENSIONS**

![](_page_23_Figure_3.jpeg)

*(CE-24-2)*

*Dimensions shown in millimeters*

Updated: August 09, 2022

#### **ORDERING GUIDE**

![](_page_23_Picture_127.jpeg)

<sup>1</sup> Z = RoHS-Compliant Part.

### **EVALUATION BOARDS**

![](_page_23_Picture_128.jpeg)

<sup>1</sup> Z = RoHS-Compliant Part.

![](_page_23_Picture_13.jpeg)