


PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Features

- Selectable output frequencies ranging from 8 kHz to 1050 MHz
- Ultra-low iitter clock outputs w/jitter generation as low as 0.3 ps rms (12 kHz-20 MHz)
- Integrated loop filter with selectable loop bandwidth (60 Hz to 8.4 kHz)
- Meets OC-192 GR-253-CORE iitter specifications
- Four clock inputs w/manual or automatically controlled hitless switching
- Five clock outputs with selectable Pb-free, RoHS-compliant signal format (LVPECL, LVDS, CML, CMOS)

- SONET frame sync switching and regeneration
- Support for ITU G.709 FEC ratios (255/238, 255/237, 255/236)
- LOL, LOS, FOS alarm outputs
- Pin-controlled output phase adjust
- Pin-programmable settings
- On-chip voltage regulator for 1.8 ±5%, 2.5 V ±10%, or 3.3 V ±10% operation
- Small size: 14 x 14 mm 100-pin **TQFP**




Applications

- SONET/SDH OC-48/STM-16 and OC-192/STM-64 line cards
- GbE/10GbE, 1/2/4/8/10G Fibre Channel line cards
- ITU G.709 line cards
- Optical modules
- Test and measurement
- Synchronous Ethernet

Description

The Si5366 is a jitter-attenuating precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel. The Si5366 accepts four clock inputs ranging from 8 kHz to 707 MHz and generates five frequency-multiplied clock outputs ranging from 8 kHz to 1050 MHz. The input clock frequency and clock multiplication ratio are selectable from a table of popular SONET. Ethernet, and Fibre Channel frequencies. The Si5366 is based on Skyworks Solutions' 3rd-generation DSPLL® technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5366 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications.

Functional Block Diagram



3

TABLE OF CONTENTS

| Section | Page |
|--|------|
| 1. Typical Phase Noise Performance | |
| 2. Typical Application Schematic | |
| 3. Functional Description | |
| 3.1. External Reference | |
| 3.2. Further Documentation | |
| 4. Pin Descriptions: Si5366 (Top View) | |
| 5. Ordering Guide | |
| 6. Package Outline: 100-Pin TQFP | |
| 7. PCB Land Pattern | |
| 8. Top Marking | |
| 8.1. Si5366 Top Marking (TQFP) | |
| 8.2. Top Marking Explanation | |
| Document Change List | |
| Contact Information | |

Table 1. Recommended Operating Conditions¹

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------|----------------|----------------------------|------|-----|------|------|
| Ambient Temperature | T _A | | -40 | 25 | 85 | С |
| Supply Voltage during | V_{DD} | 3.3 V Nominal ² | 2.97 | 3.3 | 3.63 | V |
| Normal Operation | | 2.5 V Nominal | 2.25 | 2.5 | 2.75 | V |
| | | 1.8 V Nominal | 1.71 | 1.8 | 1.89 | V |

- **1.** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.
- 2. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.




Figure 1. Differential Voltage Characteristics




Figure 2. Rise/Fall Time Characteristics

Table 2. DC Characteristics

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--------------------|---|------|-----|------|-----------------|
| Supply Current ^{1,6} | I _{DD} | LVPECL Format 622.08 MHz Out All CKOUTs Enabled | _ | 394 | 435 | mA |
| | | LVPECL Format 622.08 MHz Out 1 CKOUT Enabled | _ | 253 | 284 | mA |
| | | CMOS Format 19.44 MHz Out All CKOUTs Enabled | _ | 278 | 400 | mA |
| | | CMOS Format 19.44 MHz Out 1 CKOUT Enabled | - | 229 | 261 | mA |
| | | Disable Mode | _ | 165 | _ | mA |
| CKINn Input Pins ² | | | | 1 | | |
| Input Common Mode Voltage (Input Thresh- | V _{ICM} | 1.8 V ± 5% | 0.9 | _ | 1.4 | V |
| old Voltage) | | 2.5 V ± 10% | 1 | _ | 1.7 | V |
| | | 3.3 V ± 10% | 1.1 | _ | 1.95 | V |
| Input Resistance | CKN _{RIN} | Single-ended | 20 | 40 | 60 | kΩ |
| Single-Ended Input Voltage Swing | V_{ISE} | f _{CKIN} < 212.5 MHz See Figure 1. | 0.2 | _ | _ | V _{PP} |
| (See Absolute Specs) | | f _{CKIN} > 212.5 MHz See Figure 1. | 0.25 | _ | _ | V _{PP} |
| Differential Input Voltage Swing | V _{ID} | f _{CKIN} < 212.5 MHz See Figure 1. | 0.2 | _ | _ | V _{PP} |
| (See Absolute Specs) | | f _{CKIN} > 212.5 MHz See Figure 1. | 0.25 | _ | _ | V _{PP} |

- 1. Current draw is independent of supply voltage
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal VDD ≥ 2.5 V.
- 4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
- 6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.

Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|----------------------|---|-----------------------|-----------------------|-----------------------|------------------|
| Output Clocks (CKOU | Tn) ^{3,5,6} | | | | | |
| Common Mode | CKO _{VCM} | LVPECL 100 Ω load line-to-line | V _{DD} –1.42 | _ | V _{DD} –1.25 | V |
| Differential Output Swing | CKO _{VD} | LVPECL 100 Ω load line-to-line | 1.1 | _ | 1.9 | V _{PP} |
| Single Ended Output Swing | CKO _{VSE} | LVPECL 100 Ω load line-to-line | 0.5 | _ | 0.93 | V_{PP} |
| Differential Output Voltage | CKO _{VD} | CML 100 Ω load line-to-line | 350 | 425 | 500 | mV _{PP} |
| Common Mode Output Voltage | CKO _{VCM} | CML 100 Ω load line-to-line | _ | V _{DD} -0.36 | _ | V |
| Differential Output Voltage | CKO _{VD} | LVDS 100 Ω load line-to-line | 500 | 700 | 900 | mV_PP |
| | | Low Swing LVDS 100 Ω load line-to-line | 350 | 425 | 500 | mV_PP |
| Common Mode Output Voltage | CKO _{VCM} | LVDS 100 Ω load lineto-line | 1.125 | 1.2 | 1.275 | V |
| Differential Output Resistance | CKO _{RD} | CML, LVPECL, LVDS | _ | 200 | _ | Ω |
| Output Voltage Low | CKO _{VOLLH} | CMOS | | | 0.4 | ٧ |
| Output Voltage High | CKO _{VOHLH} | V _{DD} = 1.71 V CMOS | 0.8 x V _{DD} | _ | _ | V |
| Output Drive Current (CMOS driving into | CKO _{IO} | V _{DD} = 1.8 V | _ | 7.5 | _ | mA |
| CKO _{VOL} for output low or CKO _{VOH} for output high. CKOUT+ and CKOUT- shorted externally) | | V _{DD} = 3.3 V | _ | 32 | _ | mA |

- 1. Current draw is independent of supply voltage
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal VDD ≥ 2.5 V.
- 4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
- 6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.

Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | |
|---------------------------|-----------------|--------------------------|-----|-----|-----|------|--|
| 2-Level LVCMOS Input Pins | | | | | | | |
| Input Voltage Low | V _{IL} | V _{DD} = 1.71 V | _ | _ | 0.5 | V | |
| | | V _{DD} = 2.25 V | _ | _ | 0.7 | V | |
| | | V _{DD} = 2.97 V | _ | _ | 0.8 | V | |
| Input Voltage High | V _{IH} | V _{DD} = 1.89 V | 1.4 | - | _ | V | |
| | | V _{DD} = 2.25 V | 1.8 | _ | _ | V | |
| | | V _{DD} = 3.63 V | 2.5 | _ | _ | V | |

- 1. Current draw is independent of supply voltage
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal VDD ≥ 2.5 V.
- 4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
- 6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.

Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------|------------------|--|------------------------|-----|------------------------|------|
| 3-Level Input Pins ⁴ | | | <u>.</u> | | | |
| Input Voltage Low | V _{ILL} | | _ | _ | 0.15 x V _{DD} | V |
| Input Voltage Mid | V _{IMM} | | 0.45 x V _{DD} | _ | 0.55 x V _{DD} | V |
| Input Voltage High | V _{IHH} | | 0.85 x V _{DD} | _ | _ | V |
| Input Low Current | I _{ILL} | See Note 4 | -20 | _ | _ | μΑ |
| Input Mid Current | I _{IMM} | See Note 4 | -2 | _ | +2 | μΑ |
| Input High Current | I _{IHH} | See Note 4 | _ | _ | 20 | μΑ |
| LVCMOS Output Pins | 1 | | <u> </u> | | | |
| Output Voltage Low | V _{OL} | IO = 2 mA V _{DD} = 1.71 V | _ | _ | 0.4 | V |
| Output Voltage Low | | IO = 2 mA V _{DD} = 2.97 V | _ | _ | 0.4 | V |
| Output Voltage High | V _{OH} | IO = -2 mA V _{DD} = 1.71 V | V _{DD} -0.4 | _ | _ | V |
| Output Voltage High | | IO = -2 mA $V_{DD} = 2.97 \text{ V}$ | V _{DD} -0.4 | _ | _ | V |

- 1. Current draw is independent of supply voltage
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal VDD ≥ 2.5 V.
- **4.** This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
- 6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.

9

Table 3. AC Characteristics

(V_{DD} = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, T_A = -40 to 85 °C)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|----------------------|---|--------------|--------|--------|-----------------|
| Single-Ended Referer | nce Clock Inpu | ut Pin XA (XB with cap to G | ND) | | | |
| Input Resistance | XA _{RIN} | RATE[1:0] = LM, MH, ac-coupled | _ | 12 | _ | kΩ |
| Input Voltage Swing | XA _{VPP} | RATE[1:0] = LM, MH, ac-coupled | 0.5 | _ | 1.2 | V _{PP} |
| Differential Reference | Clock Input | Pins (XA/XB) | | | | |
| Input Voltage Swing | XA/XB _{VPP} | RATE[1:0] = LM, MH | 0.5 | | 2.4 | V _{PP} |
| CKINn Input Pins | 1 | , | | 1 | I | ı |
| Input Frequency | CKN _F | | .008 | _ | 707.35 | MHz |
| CKIN3 and CKIN4 used as FSYNC pins | CKN _F | | _ | 8 | _ | kHz |
| Input Duty Cycle (Minimum Pulse Width) | CKN _{DC} | Whichever is smaller (i.e., the 40% / 60% limitation applies only to high frequency clocks) | 40 | _ | 60 | % |
| | | | 2 | _ | _ | ns |
| Input Capacitance | CKN _{CIN} | | _ | _ | 3 | pF |
| Input Rise/Fall Time | CKN _{TRF} | 20–80% See Figure 2 | _ | _ | 11 | ns |
| CKOUTn Output Pins (See ordering section f | | | | | | |
| Output Frequency (Output not configured for CMOS or Disabled) | CKO _F | e vs nequency innits) | 0.008 | _ | 1050 | MHz |
| Maximum Output Frequency in CMOS Format | CKO _F | | _ | _ | 212.5 | MHz |
| Output Rise/Fall (20-80 %) @ 622.08 MHz output | CKO _{TRF} | Output not configured for CMOS or Disabled See Figure 2 | _ | 230 | 350 | ps |
| Output Rise/Fall (20–80%) @ 212.5 MHz output | CKO _{TRF} | CMOS Output $V_{DD} = 1.71$ $C_{LOAD} = 5 \text{ pF}$ | _ | _ | 8 | ns |
| *Note: Input to output ph | ase skew after a | an ICAL is not controlled and car | n assume any | value. | | |

Si5366

Table 3. AC Characteristics

 $(V_{DD} = 1.8 \pm 5\%, \, 2.5 \pm 10\%, \, \text{or } 3.3 \text{ V} \pm 10\%, \, T_A = -40 \text{ to } 85 \, ^{\circ}\text{C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|---|--------------|--------|----------|-------------------|
| Output Rise/Fall (20–80%) @ 212.5 MHz output | CKO _{TRF} | CMOS Output $V_{DD} = 2.97$ $C_{LOAD} = 5 pF$ | _ | _ | 2 | ns |
| Output Duty Cycle Uncertainty @ 622.08 MHz | CKO _{DC} | 100 Ω Load Line-to-Line Measured at 50% Point (Not for CMOS) | _ | _ | ±40 | ps |
| LVCMOS Input Pins | | | | | | |
| Minimum Reset Pulse Width | t _{RSTMN} | | 1 | _ | _ | μs |
| Input Capacitance | C _{in} | | _ | _ | 3 | pF |
| LVCMOS Output Pins | | | | | | |
| Rise/Fall Times | t _{RF} | C _{LOAD} = 20 pF See Figure 2 | _ | 25 | _ | ns |
| LOSn Trigger Window | LOS _{TRIG} | From last CKINn ↑ to ↓ Internal detection of LOSn | _ | _ | 4.5 x N3 | T _{CKIN} |
| Time to Clear LOL after LOS Cleared | t _{CLRLOL} | ↓LOS to ↓LOL Fold = Fnew Stable XA/XB reference | _ | 10 | _ | ms |
| Device Skew | | | | • | | 1 |
| Output Clock Skew | t _{SKEW} | ↑ of CKOUTn to ↑ of CKOUT_m, CKOUTn and CKOUT_m at same frequency | _ | _ | 100 | ps |
| Phase Change due to Temperature Variation* | t _{TEMP} | Max phase changes from -40 to +85 °C | _ | 300 | 500 | ps |
| *Note: Input to output pha | ase skew after a | an ICAL is not controlled and ca | n assume any | value. | | |

Table 3. AC Characteristics

 $(V_{DD} = 1.8 \pm 5\%, \, 2.5 \pm 10\%, \, \text{or } 3.3 \text{ V } \pm 10\%, \, T_A = -40 \text{ to } 85 \, ^{\circ}\text{C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|----------------------------------|---------------------|--|--------------|--------|------|----------|
| PLL Performance | 1 | | | | | • |
| (fin = fout = 622.08 MH | Hz; BW = 120 | Hz; LVPECL) | | | | |
| Lock Time | t _{LOCKMP} | Start of ICAL to ↓ of LOL | _ | 35 | 1200 | ms |
| Output Clock Phase Change | t _{P_STEP} | After clock switch f3 ≥ 128 kHz | _ | 200 | _ | ps |
| Closed Loop Jitter Peaking | J _{PK} | | _ | 0.05 | 0.1 | dB |
| Jitter Tolerance | J _{TOL} | Jitter Frequency ≥ Loop Bandwidth | 5000/BW | _ | _ | ns pk-pk |
| Phase Noise fout = 622.08 MHz | CKO _{PN} | 1 kHz Offset | _ | -106 | _ | dBc/Hz |
| 10ut = 022.00 Wii 12 | | 10 kHz Offset | _ | -121 | _ | dBc/Hz |
| | | 100 kHz Offset | — | -132 | _ | dBc/Hz |
| | | 1 MHz Offset | _ | -131 | _ | dBc/Hz |
| Spurious Noise | SP _{SPUR} | Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz) | _ | -93 | -70 | dBc |
| *Note: Input to output ph | ase skew after a | an ICAL is not controlled and ca | n assume any | value. | | • |

Table 4. Jitter Generation

| Parameter | Symbol | Test Conditi | on [*] | Min | Тур | Max | GR-253- Specification | Unit | |
|----------------------|--------|-----------------------|--------------------------|-----|-----|-----|--------------------------|-------------------|--|
| | | Measurement Filter | DSPLL BW ² | | | | Specification | | |
| Jitter Gen OC-192 | JGEN | 0.02–80 MHz | 120 Hz | | 4.2 | 6.2 | 30 | ps _{PP} | |
| | | | | _ | .27 | .42 | N/A | ps _{rms} | |
| | | 4–80 MHz | 120 Hz | _ | 3.7 | 6.4 | 10 | ps _{PP} | |
| | | | | _ | .14 | .31 | N/A | ps _{rms} | |
| | | 0.05–80 MHz | 120 Hz | | 4.4 | 6.9 | 10 | ps _{PP} | |
| | | | | _ | .26 | .41 | 1.0 | ps _{rms} | |
| Jitter Gen OC-48 | JGEN | 0.12–20 MHz | 120 Hz | _ | 3.5 | 5.4 | 40.2 | ps _{PP} | |
| | | | | _ | .27 | .41 | 4.02 | ps _{rms} | |

*Note: Test conditions:

- 1. fIN = fOUT = 622.08 MHz.
- 2. Clock input: LVPECL.
- 3. Clock output: LVPECL.
- 4. PLL bandwidth: 120 Hz.
- 5. 114.285 MHz 3rd OT crystal used as XA/XB input.
- 6. $V_{DD} = 2.5 \text{ V}$.
- 7. $T_A = 85 \, ^{\circ}C$.
- 8. Jitter integration bands include low-pass (-20 dB/Dec) and high-pass (-60 dB/Dec) roll-offs per Telecordia GR-253-CORE.

Table 5. Thermal Characteristics

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Value | Unit |
|--|-------------------|----------------|-------|------|
| Thermal Resistance Junction to Ambient | $\theta_{\sf JA}$ | Still Air | 31 | C°/W |

Table 6. Absolute Maximum Ratings*

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--------------------|----------------|------------------|-----|----------------------|------|
| DC Supply Voltage | V _{DD} | | -0.5 | _ | 3.8 | V |
| LVCMOS Input Voltage | V_{DIG} | | -0.3 | | V _{DD} +0.3 | V |
| CKINn Voltage Level Limits | CKN _{VIN} | | 0 | _ | V _{DD} | V |
| XA/XB Voltage Level Limits | XA _{VIN} | | 0 | _ | 1.2 | V |
| Operating Junction Temperature | T _{JCT} | | - 55 | _ | 150 | ºC |
| Storage Temperature Range | T _{STG} | | -55 | _ | 150 | ºC |
| ESD HBM Tolerance (100 pF, 1.5 kΩ); All pins except CKIN+/CKIN– | | | 2 | _ | _ | kV |
| ESD MM Tolerance; All pins except CKIN+/CKIN- | | | 150 | _ | _ | V |
| ESD HBM Tolerance (100 pF, 1.5 kΩ); CKIN+/CKIN- | | | 700 | _ | _ | V |
| ESD MM Tolerance; CKIN+/CKIN- | | | 100 | _ | _ | V |
| Latch-up Tolerance | | | JESD78 Compliant | | | |

*Note: Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

1. Typical Phase Noise Performance




Figure 3. Typical Phase Noise Plot

Table 7. RMS Jitter by Band

| Jitter Band | RMS Jitter |
|---------------------------------|------------|
| SONET_OC48, 12 kHz to 20 MHz | 249 fs |
| SONET_OC192_A, 20 kHz to 80 MHz | 274 fs |
| SONET_OC192_B, 4 MHz to 80 MHz | 166 fs |
| SONET_OC192_C, 50 kHz to 80 MHz | 267 fs |
| Brick Wall_800 Hz to 80 MHz | 274 fs |

*Note: Jitter integration bands include low-pass (-20 dB/Dec) and hi-pass (-60 dB/Dec) roll-offs per Telcordia GR-253-CORE.

2. Typical Application Schematic




Figure 4. Si5366 Typical Application Circuit

3. Functional Description

The Si5366 is a jitter-attenuating precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel. The Si5366 accepts four clock inputs ranging from 8 kHz to 707 MHz and generates five frequencymultiplied clock outputs ranging from 8 kHz to 1050 MHz. By default the four clock inputs are at the same frequency and the five clock outputs are at the same frequency. Two of the output clocks can be divided down further to generate an integer sub-multiple frequency. Optionally, the fifth clock output can be configured as 8 kHz SONET/SDH а frame synchronization output that is phase aligned with one of the high-speed output clocks. The input clock frequency and clock multiplication ratio are selectable from a table of popular SONET, Ethernet, and Fibre Channel frequencies. In addition to providing clock multiplication in SONET and datacom applications, the Si5366 supports SONET-to-datacom frequency translations. Skyworks Solutions offers a PC-based software utility, DSPLLsim, that can be used to look up valid Si5366 frequency translations. This utility can be downloaded from https://www.skyworksinc.com/en/Products/Timing (click on Documentation).

The Si5366 is based on Skyworks Solutions' 3rd-generation DSPLL® technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5366 PLL loop bandwidth is selectable via the BWSEL[1:0] pins and supports a range from 60 Hz to 8.4 kHz. The DSPLLsim software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5366 supports hitless switching between input clocks in compliance with GR-253-CORE and GR-1244-CORE that greatly minimizes the propagation of phase transients to the clock outputs during an input clock transition (<200 ps typ). Manual and automatic revertive and non-revertive input clock switching options are available via the AUTOSEL input pin. The Si5366 monitors the four input clocks for loss-of-signal and provides a LOS alarm when it detects missing pulses on any of the four input clocks. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. If a potential phase cycle slip is detected, the LOL output is set high. The Si5366 monitors the frequency of CKIN1, CKIN3, and CKIN4 with respect to a reference frequency applied to CKIN2, and generates a frequency offset alarm (FOS) if the threshold is exceeded.

This FOS feature is available for SONET applications in which both the monitored frequency on CKIN1, CKIN3, and CKIN4 and the reference frequency are integer multiples of 19.44 MHz. Both Stratum 3/3E and SONET Minimum Clock (SMC) FOS thresholds are supported.

The Si5366 provides a digital hold capability that allows the device to continue generation of a stable output clock when the selected input reference is lost. During digital hold, the DSPLL is locked to an input frequency that existed a fixed amount of time before the error event occurred, eliminating the effects of phase and frequency transients that may occur immediately preceding digital hold.

The Si5366 has five differential clock outputs. The signal format of the clock outputs is selectable to support LVPECL, LVDS, CML, or CMOS loads. If not required, unused clock outputs can be powered down to minimize power consumption. The phase difference between the selected input clock and the output clocks is adjustable in 200 ps increments for system skew control. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply.

3.1. External Reference

An external, high quality clock or a low-cost 114.285 MHz 3rd overtone crystal is used as part of a fixed-frequency oscillator within the DSPLL. This external reference is required for the device to perform jitter attenuation. Skyworks Solutions recommends using a high-quality crystal. Specific recommendations may be found in the Family Reference Manual.

In digital hold, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in digital hold, will be tracked by the output of the device. Note that crystals can have temperature sensitivities.

3.2. Further Documentation

Consult the Skyworks Solutions Any-Frequency Precision Clock Family Reference Manual (FRM) for detailed information about the Si5366. Additional design support is available from Skyworks Solutions through your distributor.

Skyworks Solutions has developed a PC-based software utility called DSPLLsim to simplify device configuration, including frequency planning and loop bandwidth selection.

The FRM and this utility can be downloaded from https://www.skyworksinc.com/en/Products/Timing; click on Documentation.

4. Pin Descriptions: Si5366 (Top View)




Table 8. Si5366 Pin Descriptions

| Pin# | Pin Name | I/O | Signal Level | Description |
|--|-----------------|-----------------|--------------|--|
| 1, 2, 23, 24, 25, 47, 48, 52, 53, 72, 73, 74, 75, 90 | NC | | | No Connect. These pins must be left unconnected for normal operation. |
| 3 | RST | I | LVCMOS | External Reset. Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device registers to their default value. Clock outputs are disabled during reset. After rising edge of RST signal, the device will perform an internal self-calibration when a valid input signal is present. This pin has a weak pull-up. |
| 4 | FRQTBL | I | 3-Level | Frequency Table Select. This pin selects SONET/SDH, datacom, or SONET/SDH to datacom frequency translation table. L = SONET/SDH. M = Datacom. H = SONET/SDH to Datacom. This pin has both weak pull-ups and weak pull-downs and defaults to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 5, 6, 15, 27, 62, 63, 76, 79, 81, 84, 86, 89, 91, 94, 96, 99, 100 | V _{DD} | V _{DD} | | V_{DD} . The device operates from a 1.8 or 2.5 V supply. Bypass capacitors should be associated with the following V_{DD} pins: Pins Bypass Cap 5, 6 0.1 μF 15 0.1 μF 27 0.1 μF 62, 63 0.1 μF 62, 63 0.1 μF 81, 84 0.1 μF 86, 89 0.1 μF 91, 94 0.1 μF |
| 7, 8, 14, 18, 19, 26, 28, 31, 33, 36, 38, 41, 43, 46, 64, 65 | GND | GND | Supply | Ground. This pin must be connected to system ground. Minimize the ground path impedance for optimal performance. |
| 9 | C1B | 0 | LVCMOS | CKIN1 Invalid Indicator. This pin is an active high alarm output associated with CKIN1. Once triggered, the alarm will remain high until CKIN1 is validated. 0 = No alarm on CKIN1. 1 = Alarm on CKIN1. |

Table 8. Si5366 Pin Descriptions (Continued)

| Pin# | Pin Name | I/O | Signal Level | | Des | cription | |
|----------|--------------------|-----|--------------|--|--|--|---|
| 10 | C2B | 0 | LVCMOS | CKIN2 Invalid Indicator. This pin is an active high alarm output associated with CKIN2. Once triggered, the alarm will remain high until CKIN2 is validated. 0 = No alarm on CKIN2. 1 = Alarm on CKIN2. | | | |
| 11 | C3B | 0 | LVCMOS | CKIN3 Invalid Indicator. This pin is an active high alarm output associated with CKIN3. 0 = No alarm on CKIN3. 1 = Alarm on CKIN3. | | | n CKIN3. |
| 12 | ALRMOUT | 0 | LVCMOS | or the frame | n active high alar sync alignment a JT not active. | m output associated with llarm. | n CKIN4 |
| 13 57 | CS0_C3A CS1_C4A | I/O | LVCMO | Input Clock Select/CKINn Active Clock Indicator. Input: If manual clock selection mode is chosen (AUTOSEL = L), the CS[1:0] pins function as the manual input clock selector control. | | | ne man- |
| | | | | | CS[1:0] | Active Input Clock |] |
| | | | | | 00 | CKIN1 | |
| | | | | | 01 | CKIN2 | |
| | | | | | 10 | CKIN3 | |
| | | | | | 11 | CKIN4 | |
| | | | | verter state. Output : If au or H indic 0 = | It clock switching If configured as intomatic clock de intomatic clock de), these pins function output. CKINn is not the CKINn is currentle | nally deglitched to prever during changes in the C nput, these pins must not tection is chosen (AUTO ction as the CKINn active active input clock. | Sn input ot float. SEL = M e clock |
| 16 17 | XA XB | I | ANALOG | External Crystal or Reference Clock. An external crystal or an external clock should be connected to these pins. Frequency of crystal or external clock is set by the RATE pins. The quality of the selected crystal or external clock affects the quality of the part's output; refer to the Family Reference Manual for external reference selection and interfacing. | | | |
| 20 | FS_SW | I | LVCMOS | If CK_CONF CKIN4 loss-ostate machin 0 = Do not u the clock sel 1 = Use CKI clock selection | of-signal indicator e. se CKIN3 and Ch ection state mach | bles the use of the CKIN is as inputs to the clock standards as in the clock standards as inputs to the clock standards are clock standards. | selection nputs to |

Table 8. Si5366 Pin Descriptions (Continued)

| Pin# | Pin Name | I/O | Signal Level | Description |
|----------|------------------|-----|--------------|---|
| 21 | FS_ALIGN | I | LVCMOS | FSYNC Alignment Control. If CK_CONF = 1, a logic high on this pin causes the FS_OUT phase to be realigned to the rising edge of the currently active input sync (CKIN3 or CKIN4). 0 = No realignment. 1 = Realignment. This pin has a weak pull-down. |
| 22 | AUTOSEL | ı | 3-Level | Manual/Automatic Clock Selection. Three level input that selects the method of input clock selection to be used. L = Manual. M = Automatic non-revertive. H = Automatic revertive. This pin has both weak pull-ups and weak pull-downs and defaults to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 29 30 | CKIN4+ CKIN4- | I | MULTI | Clock Input 4. Differential clock input. This input can also be driven with a single-ended signal. CKIN4 serves as the frame sync input associated with the CKIN2 clock when CK_CONF = 1. |
| 32 42 | RATE0 RATE1 | I | 3-Level | External Crystal or Reference Clock Rate. Three-level inputs that select the type and rate of external crystal or reference clock to be applied to the XA/XB port. Refer to the Family Reference Manual for settings. These pins have both a weak pull-up and a weak pull-down and default to M. Some designs may require an external resistor voltage divider when driven by an active device. |
| 34 35 | CKIN2+ CKIN2- | I | MULTI | Clock Input 2. Differential input clock. This input can also be driven with a single-ended signal. |
| 37 | DBL2_BY | I | 3-Level | CKOUT2 Disable/PLL Bypass Mode Control. Controls enable of CKOUT2 divider/output buffer path and PLL bypass mode. L = CKOUT2 Enabled. M = CKOUT2 Disabled. H = BYPASS Mode with CKOUT2 enabled. Bypass mode does not support CMOS outputs. This pin has both weak pull-ups and weak pull-downs and defaults to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 39 40 | CKIN3+ CKIN3- | I | MULTI | Clock Input 3. Differential clock input. This input can also be driven with a single-ended signal. CKIN3 serves as the frame sync input associated with the CKIN1 clock when CK_CONF = 1. |
| 44 45 | CKIN1+ CKIN1- | I | MULTI | Clock Input 1. Differential clock input. This input can also be driven with a single-ended signal. |

Table 8. Si5366 Pin Descriptions (Continued)

| Pin # | Pin Name | I/O | Signal Level | Description |
|-------|----------|-----|--------------|--|
| 49 | LOL | 0 | LVCMOS | PLL Loss of Lock Indicator. This pin functions as the active high PLL loss of lock indicator. 0 = PLL locked. 1 = PLL unlocked. |
| 50 | DBL_FS | | 3-Level | FS_OUT Disable. This pin performs the following functions: L = Normal operation. Output path is active and signal format is determined by SFOUT inputs. M = CMOS signal format. Overrides SFOUT signal format to allow FS_OUT to operate in CMOS format while the clock outputs operate in a differential output format. H = Powerdown. Entire FS_OUT divider and output buffer path is powered down. This pin has both weak pull-ups and weak pull-downs and defaults to M.Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 51 | CK_CONF | I | LVCMOS | Input Clock Configuration Control. This pin controls the input clock configuration. 0 = CKIN1, 2, 3, 4 inputs, no FS_OUT alignment. 1 = CKIN1, 3 and CKIN2, 4 clock/FSYNC pairs. This pin has a weak pull-down. |
| 54 | DEC | | LVCMOS | Coarse Skew Decrement. A pulse on this pin decreases the input to output device skew by 1/f _{OSC} (approximately 200 ps). Detailed operations and timing characteristics for this pin may be found in the Any-Frequency Precision Clock Family Reference Manual. There is no limit on the range of skew adjustment by this method. If both INC and DEC are tied high, phase buildout is disabled and the device maintains a fixed-phase relationship between the selected input clock and the output clock during an input clock switch. Detailed operations and timing characteristics for this pin may be found in the Any-Frequency Precision Clock Family Reference Manual. This pin has a weak pull-down. |
| 55 | INC | I | LVCMOS | Coarse Skew Increment. A pulse on this pin increases the input to output skew by 1/f _{OSC} (approximately 200 ps). Detailed operations and timing characteristics for this pin may be found in the Any-Frequency Precision Clock Family Reference Manual. There is no limit on the range of skew adjustment by this method. If both INC and DEC are tied high, phase buildout is disabled and the device maintains a fixed-phase relationship between the selected input clock and the output clock during an input clock switch. Detailed operations and timing characteristics for this pin may be found in the Any-Frequency Precision Clock Family Reference Manual. Note: INC does not increase skew if NI_HS = 4. This pin has a weak pull-down. |

Table 8. Si5366 Pin Descriptions (Continued)

| Pin# | Pin Name | I/O | Signal Level | Description |
|----------------------|--|-----|--------------|--|
| 56 | FOS_CTL | | 3-Level | Frequency Offset Control. This pin enables or disables use of the CKIN2 FOS reference as an input to the clock selection state machine. L = FOS Disabled. M = Stratum 3/3E FOS Threshold. H = SONET Minimum Clock FOS Threshold. This pin has both weak pull-ups and weak pull-downs and defaults to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 58 | C1A | 0 | LVCMOS | CKIN1 Active Clock Indicator. This pin serves as the CKIN1 active clock indicator. 0 = CKIN1 is not the active input clock. 1 = CKIN1 is currently the active input clock to the PLL. |
| 59 | C2A | 0 | LVCMOS | CKIN2 Active Clock Indicator. This pin serves as the CKIN2 active clock indicator. 0 = CKIN2 is not the active input clock. 1 = CKIN2 is currently the active input clock to the PLL. |
| 60 61 | BWSEL0 BWSEL1 | I | 3-Level | Bandwidth Select. These pins are three level inputs that select the DSPLL closed loop bandwidth. Detailed operations and timing characteristics for these pins may be found in the Any-Frequency Precision Clock Family Reference Manual. These pins have both weak pull-ups and weak pull-downs and default to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 66 67 | DIV34_0 DIV34_1 | I | 3-Level | CKOUT3 and CKOUT4 Divider Control. These pins control the division of CKOUT3 and CKOUT4 relative to the CKOUT2 output frequency. Detailed operations and timing characteristics for these pins may be found in the Any-Frequency Precision Clock Family Reference Manual. These pins have both weak pull-ups and weak pull-downs and default to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 68 69 70 71 | FRQSEL0 FRQSEL1 FRQSEL2 FRQSEL3 | I | 3-Level | Multiplier Select. These pins are three level inputs that select the input clock and clock multiplication setting according to the Any-Frequency Precision Clock Family Reference Manual, depending on the FRQTBL setting. These pins have both weak pull-ups and weak pull-downs and default to M. Some designs may require an external resistor voltage divider when driven by an active device that will tristate. |
| 77 78 | CKOUT3+ CKOUT3- | 0 | MULTI | Clock Output 3. Differential output clock with a frequency specified by FRQSEL and FRQTBL settings. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |

Table 8. Si5366 Pin Descriptions (Continued)

| Pin# | Pin Name | I/O | Signal Level | | Des | cription | |
|----------|--------------------|-----|--------------|--|--|---|--|
| 80 95 | SFOUT1 SFOUT0 | I | 3-Level | mode voltage | nputs that select t e and differential | the output signal format (swing) for all of the cloc S pin descripition. | |
| | | | | CX00pt 1 0_0 | SFOUT[1:0] | Signal Format | |
| | | | | | HH | Reserved | |
| | | | | | НМ | LVDS | |
| | | | | | HL | CML | - |
| | | | | | MH | LVPECL | 1 |
| | | | | | MM | Reserved | 1 |
| | | | | | ML | LVDS—Low Swing | 1 |
| | | | | | LH | CMOS | |
| | | | | | LM | Disabled | |
| | | | | | LL | Reserved | |
| 82 83 | CKOUT1- CKOUT1+ | 0 | MULTI | have both we M. Some des divider when Clock Output Differential o and FRQTBL Output is diff modes. For Comment of the Market Processing of the Mar | eak pull-ups and signs may require driven by an act at 1. utput clock with a couple of the couple o | d with CMOS outputs. The weak pull-downs and determined an external resistor volved device that will tri-state a frequency specified by strong trials and CML control output pins drive identical controls. | efault to tage ate. FRQSEL DUT pins. mpatible |
| 85 | DBL34 | I | LVCMOS | gle-ended clock outputs. Output 3 and 4 Disable. Active high input. When active, entire CKOUT3 and CKOUT4 divider and output buffer path is powered down. CKOUT3 and CKOUT4 outputs will be in tristate mode during powerdown. This pin has a weak pull-up. | | | UT3 and |
| 87 88 | FS_OUT- FS_OUT+ | 0 | MULTI | Frame Sync Output. Differential 8 kHz frame sync output or fifth high-speed clock output with a frequency specified by FRQSEL and FRQTBL. Output signal format is selected by SFOUT pins. Detailed operations and timing characteristics for this pin may be found in the Any-Frequency Precision Clock Family Reference Manual. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. | | | |
| 92 93 | CKOUT2+ CKOUT2- | 0 | MULTI | Clock Output 2. Differential output clock with a frequency specified by FRQSEL and FRQTBL. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. | | | |

Table 8. Si5366 Pin Descriptions (Continued)

| Pin # | Pin Name | I/O | Signal Level | Description |
|---------|----------|-----|--------------|--|
| 97 | CKOUT4- | 0 | MULTI | Clock Output 4. |
| 98 | CKOUT4+ | | | Differential output clock with a frequency specified by FRQSEL and FRQTBL settings. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| GND PAD | GND PAD | GND | 5 3 10 10 10 | Ground Pad. The ground pad must provide a low thermal and electrical impedance to a ground plane. |

5. Ordering Guide

| Ordering Part Number | Package | ROHS6, Pb-Free | Temperature Range |
|----------------------|-------------------------|----------------|-------------------|
| Si5366-C-GQ | 100-Pin 14 x 14 mm TQFP | Yes | −40 to 85 °C |

6. Package Outline: 100-Pin TQFP

Figure 5 illustrates the package details for the Si5366. Table 9 lists the values for the dimensions shown in the illustration.




Figure 5. 100-Pin Thin Quad Flat Package (TQFP)

Table 9. 100-Pin Package Diagram Dimensions

| Dimension | Min | Nom | Max |
|-----------|------|-----------|------|
| Α | _ | _ | 1.20 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b | 0.17 | 0.22 | 0.27 |
| С | 0.09 | _ | 0.20 |
| D | | 16.00 BSC | |
| D1 | | 14.00 BSC | |
| D2 | 3.85 | 4.00 | 4.15 |
| е | | 0.50 BSC | |

| Dimension | Min | Nom | Max |
|-----------|------|-----------|------|
| E | | 16.00 BSC | |
| E1 | | 14.00 BSC | |
| E2 | 3.85 | 4.00 | 4.15 |
| L | 0.45 | 0.60 | 0.75 |
| aaa | _ | _ | 0.20 |
| bbb | _ | _ | 0.20 |
| ccc | _ | _ | 0.08 |
| ddd | _ | _ | 0.08 |
| θ | 0º | 3.5⁰ | 7º |

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This package outline conforms to JEDEC MS-026, variant AED-HD.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. PCB Land Pattern




Figure 6. PCB Land Pattern Diagram

Table 10. PCB Land Pattern Dimensions

| Dimension | MIN | MAX | |
|-----------|----------|-------|--|
| е | 0.50 E | BSC. | |
| E | 15.40 | REF. | |
| D | 15.40 | REF. | |
| E2 | 3.90 | 4.10 | |
| D2 | 3.90 | 4.10 | |
| GE | 13.90 | _ | |
| GD | 13.90 | _ | |
| Х | _ | 0.30 | |
| Y | 1.50 F | REF. | |
| ZE | _ | 16.90 | |
| ZD | _ | 16.90 | |
| R1 | 0.15 REF | | |
| R2 | _ | 1.00 | |

Notes

General:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design:

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.

Stencil Design:


- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- 9. A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

Card Assembly:

- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8. Top Marking

8.1. Si5366 Top Marking (TQFP)



8.2. Top Marking Explanation

| Mark Method: | Laser | |
|-----------------|--|---|
| Logo Size: | 9.2 x 3.1 mm Center-Justified | |
| Font Size: | 3.0 Point (1.07 mm) Right-Justified | |
| Line 1 Marking: | Device Part Number Si5366-C-GQ | |
| Line 2 Marking: | YY = Year WW = Workweek | Assigned by the Assembly Supplier. Corresponds to the year and workweek of the mold date. |
| | R = Die Revision | |
| | TTTTT = Mfg Code | Manufacturing Code |
| Line 3 Marking: | Circle = 1.8 mm Diameter Center-Justified | "e3" Pb-Free Symbol |
| | Country of Origin ISO Code Abbreviation | |

DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2

- Updated Table 1, "Performance Specifications," on page 4.
- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 5.
- Added Figure 1, "Typical Phase Noise Plot," on page 6.
- Updated "4. Pin Descriptions: Si5366".
- Updated "5. Ordering Guide" on page 25.
- Added "7. PCB Land Pattern".

Revision 0.2 to Revision 0.3

- Changed 1.8 V operating range to ±5%.
- Clarified "4. Pin Descriptions: Si5366" on page 17.
- Updated "6. Package Outline: 100-Pin TQFP" on page 26.

Revision 0.3 to Revision 1.0

- Expanded spec tables (1, 2, 3, 4, and 5).
- Changed "any-rate" to "any-frequency" throughout.
- Added 3.3 V operation.
- Added note about bypass with CMOS outputs.
- Added device top mark.









skyworksinc.com/CBPro



skyworksinc.com/quality



Support & Resources skyworksinc.com/support

Copyright © 2022 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.