

Data Sheet September 2003 FN6016.6

Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches

The Intersil ISL84541–ISL84544 devices are precision, dual analog switches designed to operate from a single +2.7V to +12V supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption (5 μ W), low leakage currents (100pA max), and fast switching speeds (toN = 35ns, toFF = 25ns). Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This family of parts may be used to "mux-in" additional functionality while reducing ASIC design risk. Some of the smallest packages are available alleviating board space limitations, and making Intersil's newest line of low-voltage switches an ideal solution.

The ISL84541/ISL84542/ISL84543 are dual single-pole/single-throw (SPST) devices. The ISL84541 has two normally open (NO) switches; the ISL84542 has two normally closed (NC) switches; the ISL84543 has one NO and one NC switch and can be used as an SPDT. The ISL84544 is a committed SPDT, which is perfect for use in 2-to-1 multiplexer applications.

Table 1 summarizes the performance of this family. For higher performance, pin compatible versions, see the ISL43120 - 22 and ISL43210 datasheet.

TABLE 1. FEATURES AT A GLANCE

	ISL84541	ISL84542	ISL84543	ISL84544
NUMBER OF SWITCHES	2	2	2	1
SW 1 / SW 2	NO / NO	NC / NC	NO / NC	SPDT
3.3V R _{ON}	50Ω	50Ω	50Ω	50Ω
3.3V t _{ON} / t _{OFF}	50 / 20ns	50 / 20ns	50 / 20ns	50 / 20ns
5V R _{ON}	30Ω	30Ω	30Ω	30Ω
5V t _{ON} / t _{OFF}	35 / 25ns	35 / 25ns	35 / 25ns	35 / 25ns
PACKAGES	8 Ld PDIP, 8 Ld SOIC, 8 Ld SOT-23, 8 Ld MSOP	8 Ld PDIP, 8 Ld SOIC, 8 Ld SOT-23		8 Ld PDIP, 8 Ld SOIC, 6 Ld SOT-23

Related Literature

Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Features


- Pb-free Available as an Option
- Drop-in Replacements for MAX4541 MAX4544, DG9461, DG9262 - DG9263
- Fully Specified at 3.3V and 5V Supplies
- Pin Compatible with MAX323 MAX325
- R_{ON} Matching Between Channels.....<1Ω
- Low Charge Injection 5pC (Max)
- Single Supply Operation +2.7V to +12V
- Low Leakage Current (Max at 85°C) 10nA
- Fast Switching Action
- Guaranteed Break-Before-Make (ISL84543/ISL84544 only)
- Minimum 2000V ESD Protection per Method 3015.7
- · TTL, CMOS Compatible
- · Available in SOT-23 Packaging

Applications


- · Battery Powered, Handheld, and Portable Equipment
 - Cellular/Mobile Phones
 - Pagers
 - Laptops, Notebooks, Palmtops
- Communications Systems
 - Military Radios
 - PBX, PABX
- Test Equipment
 - Ultrasound
 - Electrocardiograph
- · Heads-Up Displays
- · Audio and Video Switching
- · Various Circuits
 - +3V/+5V DACs and ADCs
 - Sample and Hold Circuits
 - Digital Filters
 - Operational Amplifier Gain Switching Networks
 - High Frequency Analog Switching
 - High Speed Multiplexing
 - Integrator Reset Circuits

Pinouts (Note 1)


ISL84541 (PDIP, SOIC, MSOP) TOP VIEW




ISL84542 (PDIP, SOIC) TOP VIEW




ISL84543 (PDIP, SOIC) TOP VIEW




ISL84544 (PDIP, SOIC) TOP VIEW




ISL84541 (SOT-23) TOP VIEW




ISL84542 (SOT-23) TOP VIEW



ISL84543 (SOT-23) TOP VIEW



ISL84544 (SOT-23) TOP VIEW



NOTE:

1. Switches Shown for Logic "0" Input.

Truth Table

	ISL84541	ISL84542	2 ISL84543		ISL8	4544
LOGIC	SW 1, 2	SW 1, 2	SW 1	SW 2	PIN NC	PIN NO
0	OFF	ON	OFF	ON	ON	OFF
1	ON	OFF	ON	OFF	OFF	ON

NOTE: Logic "0" \leq 0.8V. Logic "1" \geq 2.4V.

Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+2.7V to +12V)
GND	Ground Connection
IN	Digital Control Input
СОМ	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin
N.C.	No Internal Connection

Ordering Information

Ordering in	ı		1
PART NO. (BRAND)	TEMP. RANGE (^O C)	PACKAGE	PKG. DWG. #
ISL84541CP	0 to 70	8 Ld PDIP	E8.3
ISL84541CPZ (See Note 2)	0 to 70	8 Ld PDIP (Pb-free)	E8.3
ISL84541CB	0 to 70	8 Ld SOIC	M8.15
ISL84541CB-T	8 Ld SOIC Tap	e and Reel	M8.15
ISL84541CBZ	0 to 70	8 Ld SOIC	M8.15
(See Note 2)		(Pb-free)	
ISL84541CBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	e and Reel	M8.15
ISL84541IP	-40 to 85	8 Ld PDIP	E8.3
ISL84541IPZ (See Note 2)	-40 to 85	8 Ld PDIP (Pb-free)	E8.3
ISL84541IB	-40 to 85	8 Ld SOIC	M8.15
ISL84541IB-T	8 Ld SOIC Tap	be and Reel	M8.15
ISL84541IBZ (See Note 2)	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL84541IBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	e and Reel	M8.15
ISL84541IH-T (541I)	8 Ld SOT-23 T	ape and Reel	P8.064
ISL84541IHZ-T (541I) (See Note 2)	8 Ld SOT-23 T (Pb-free)	P8.064	
ISL84541IU (541I)	-40 to 85	8 Ld MSOP	M8.118
ISL84541IU-T (541I)	8 Ld MSOP Ta	M8.118	
ISL84541IUZ (541I) (See Note 2)	-40 to 85	8 Ld MSOP (Pb-free)	M8.118
ISL84541IUZ-T (541I) (See Note 2)	8 Ld MSOP Ta (Pb-free)	pe and Reel	M8.118
ISL84542CP	0 to 70	8 Ld PDIP	E8.3
ISL84542CPZ (See Note 2)	0 to 70	8 Ld PDIP (Pb-free)	E8.3
ISL84542CB	0 to 70	8 Ld SOIC	M8.15
ISL84542CB-T	8 Ld SOIC Tap	e and Reel	M8.15
ISL84542CBZ (See Note 2)	0 to 70	8 Ld SOIC (Pb-free)	M8.15
ISL84542CBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	be and Reel	M8.15
ISL84542IP	-40 to 85	8 Ld PDIP	E8.3
ISL84542IPZ (See Note 2)	-40 to 85	8 Ld PDIP (Pb-free)	E8.3
ISL84542IB	-40 to 85	8 Ld SOIC	M8.15
ISL84542IB-T	8 Ld SOIC Tap	be and Reel	M8.15
ISL84542IBZ (See Note 2)	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL84542IBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	be and Reel	M8.15
ISL84542IH-T (542I)	8 Ld SOT-23 T	ape and Reel	P8.064

Ordering Information

PART NO.	TEMP.		PKG. DWG.		
(BRAND)	RANGE (°C)	PACKAGE	#		
ISL84542IHZ-T (542I) (See Note 2)	8 Ld SOT-23 T (Pb-free)	ape and Reel	P8.064		
ISL84543CP	0 to 70	8 Ld PDIP	E8.3		
ISL84543CPZ (See Note 2)	0 to 70	8 Ld PDIP (Pb-free)	E8.3		
ISL84543CB	0 to 70	8 Ld SOIC	M8.15		
ISL84543CB-T	8 Ld SOIC Tap	e and Reel	M8.15		
ISL84543CBZ (See Note 2)	0 to 70	8 Ld SOIC (Pb-free)	M8.15		
ISL84543CBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	be and Reel	M8.15		
ISL84543IP	-40 to 85	8 Ld PDIP	E8.3		
ISL84543IPZ (See Note 2)	-40 to 85	8 Ld PDIP (Pb-free)	E8.3		
ISL84543IB	-40 to 85	8 Ld SOIC	M8.15		
ISL84543IB-T	8 Ld SOIC Tap	be and Reel	M8.15		
ISL84543IBZ (See Note 2)	-40 to 85	8 Ld SOIC (Pb-free)	M8.15		
ISL84543IBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	be and Reel	M8.15		
ISL84543IH-T (543I)	8 Ld SOT-23 T	8 Ld SOT-23 Tape and Reel			
ISL84543IHZ-T (543I) (See Note 2)	8 Ld SOT-23 T (Pb-free)	ape and Reel	P8.064		
ISL84544CP	0 to 70	8 Ld PDIP	E8.3		
ISL84544CPZ (See Note 2)	0 to 70	8 Ld PDIP (Pb-free)	E8.3		
ISL84544CB	0 to 70	8 Ld SOIC	M8.15		
ISL84544CB-T	8 Ld SOIC Tap	e and Reel	M8.15		
ISL84544CBZ (See Note 2)	0 to 70	8 Ld SOIC (Pb-free)	M8.15		
ISL84544CBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	e and Reel	M8.15		
ISL84544IP	-40 to 85	8 Ld PDIP	E8.3		
ISL84544IPZ (See Note 2)	-40 to 85	8 Ld PDIP (Pb-free)	E8.3		
ISL84544IB	-40 to 85	8 Ld SOIC	M8.15		
ISL84544IB-T	8 Ld SOIC Tap	e and Reel	M8.15		
ISL84544IBZ (See Note 2)	-40 to 85	8 Ld SOIC (Pb-free)	M8.15		
ISL84544IBZ-T (See Note 2)	8 Ld SOIC Tap (Pb-free)	be and Reel	M8.15		
ISL84544IH-T (544I)	6 Ld SOT-23 T	6 Ld SOT-23 Tape and Reel			
ISL84544IHZ-T (544I) (See Note 2)	6 Ld SOT-23 T (Pb-free)	ape and Reel	P6.064		

NOTE

Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

ISL84541, ISL84542, ISL84543, ISL84544

Absolute Maximum Ratings Thermal Information θ_{JA} (°C/W) V+ to GND -0.3 to 15 V Thermal Resistance (Typical, Note 4) Input Voltages 230 IN (Note 3).....-0.3 to ((V+) + 0.3V) 215 NO, NC (Note 3) -0.3 to ((V+) + 0.3V) 210 **Output Voltages** 170 COM (Note 3) -0.3 to ((V+) + 0.3V) 140 Maximum Junction Temperature (Plastic Package)...... 150°C Peak Current, IN, NO, NC, or COM Moisture Sensitivity (See Technical Brief TB363) (Pulsed 1ms, 10% Duty Cycle, Max) 20mA All Other Packages. Level 1 ESD Rating (Per MIL-STD-883 Method 3015).....>2kV 8 Ld SOT-23 Package Level 2 Maximum Storage Temperature Range -65°C to 150°C **Operating Conditions** Maximum Lead Temperature (Soldering 10s) 300°C (SOIC, MSOP and SOT-23 - Lead Tips Only) Temperature Range ISL8454XCX 0°C to 70°C ISL8454XIX -40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 3. Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 4. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 5V Supply Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	ТҮР	MAX (NOTE 6)	UNITS			
ANALOG SWITCH CHARACTERISTICS									
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V			
ON Resistance, R _{ON}	V+ = 4.5V, I_{COM} = 1.0mA, V_{NO} or V_{NC} = 3.5V, See Figure 5	25	-	30	60	Ω			
	3	Full	-	-	75	Ω			
R_{ON} Matching Between Channels, ΔR_{ON}	V+ = 5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3.5V		-	0.8	2	Ω			
		Full	-	-	4	Ω			
R _{ON} Flatness, R _{FLAT(ON)}	V+ = 5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 1V, 2V, 3V	Full	-	7	8	Ω			
NO or NC OFF Leakage Current, INO(OFF) or INC(OFF)	V+ = 5.5V, V _{COM} = 1V, 4.5V, V _{NO} or V _{NC} = 4.5V, 1V, Note 7	25	-0.1	0.01	0.1	nA			
NO(OFF) S. NC(OFF)		Full	-5	-	5	nA			
COM OFF Leakage Current,	V+ = 5.5V, V _{COM} = 4.5V, 1V, V _{NO} or V _{NC} = 1V, 4.5V, Note 7	25	-0.1	-	0.1	nA			
COM(OFF)	Note 7	Full	-5	-	5	nA			
COM ON Leakage Current,	V+ = 5.5V, V _{COM} = 1V, 4.5V, or V _{NO} or V _{NC} = 1V, 4.5V, or Floating, Note 7	25	-0.2	-	0.2	nA			
GOW(GIV)		Full	-10	-	10	nA			

ISL84541, ISL84542, ISL84543, ISL84544

Electrical Specifications - 5V Supply

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V_{NO} or V_{NC} = 3V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V, See Figure 1	25	-	35	100	ns
		Full	-	-	240	ns
Turn-OFF Time, t _{OFF}	V_{NO} or V_{NC} = 3V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V, See Figure 1	25	-	25	75	ns
	3	Full	-	-	150	ns
Break-Before-Make Time Delay (ISL84543, ISL84544), t _D	$R_L = 300\Omega$, $C_L = 35 pF$, $V_{NO} = V_{NC} = 3V$, $V_{IN} = 0$ to $3V$, See Figure 3	Full	2	10	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, See Figure 2	25	-	1	5	рС
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, See Figure 4	25	-	76	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, See Figure 6	25	-	-90	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	8	-	pF
COM OFF Capacitance, C _{COM(OFF)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	8	-	pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7, ISL84541/2/3	25	-	13	-	pF
	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7, ISL84544	25	-	20	-	pF
POWER SUPPLY CHARACTERIST	rics					
Power Supply Range		Full	2.7		12	V
Positive Supply Current, I+	V+ = 5.5V, V _{IN} = 0V or V+, all channels on or off	Full	-1	0.0001	1	μА
DIGITAL INPUT CHARACTERISTIC	cs	<u>I</u>				1
Input Voltage Low, V _{INL}		Full	-	-	0.8	V
Input Voltage High, V _{INH}		Full	2.4	-	-	V

NOTES:

- 5. V_{IN} = input voltage to perform proper function.
- 6. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 7. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.


ISL84541, ISL84542, ISL84543, ISL84544

Electrical Specifications - 3.3V Supply


Test Conditions: V+ = +3.0V to +3.6V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	TICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	V+ = 3V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 1.5V	25	-	50	80	Ω
· ON		Full	-	-	140	Ω
R _{ON} Matching Between Channels,	V+ = 3.3V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 1.5V	25	-	0.8	2	Ω
ΔR_{ON}		Full	-	-	4	Ω
R _{ON} Flatness, R _{FLAT(ON)}	V+ = 3.3V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 0.5V,	25	-	6	10	Ω
	1V, 1.5V	Full	-	7	12	Ω
NO or NC OFF Leakage Current,	V+ = 3.6V, V _{COM} = 1V, 3V, V _{NO} or V _{NC} = 3V, 1V, Note 7	25	-0.1	0.01	0.1	nA
INO(OFF) or INC(OFF)		Full	-5	-	5	nA
COM OFF Leakage Current,	V+ = 3.6V, V _{COM} = 3V, 1V, V _{NO} or V _{NC} = 1V, 3V, Note 7	25	-0.1	0.01	0.1	nA
ICOM(OFF)		Full	-5	-	5	nA
COM ON Leakage Current,	V+ = 3.6V, V _{COM} = 1V, 3V, or V _{NO} or V _{NC} = 1V, 3V,	25	-0.2	-	0.2	nA
ICOM(ON)	or floating, Note 7		-10	-	10	nA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V_{NO} or V_{NC} = 1.5V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V	25	-	50	120	ns
		Full			200	ns
Turn-OFF Time, t _{OFF}	V_{NO} or V_{NC} = 1.5V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V		-	20	50	ns
			-	-	120	ns
Break-Before-Make Time Delay (ISL84543, ISL84544), t _D	$R_L = 300\Omega$, $C_L = 35pF$, V_{NO} or $V_{NC} = 1.5V$, $V_{IN} = 0$ to $3V$	Full	3	30	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0$ Ω	25	-	1	5	рС
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$	25	-	76	-	dB
Crosstalk (Channel-to-Channel)		25	-	-90	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	8	-	pF
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	8	-	pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, $ISL84541/2/3$	25	-	13	-	pF
	f = 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, ISL84544	25	-	20	-	pF
POWER SUPPLY CHARACTERIST	rics					
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+, all channels on or off	Full	-1	-	1	μА
DIGITAL INPUT CHARACTERISTIC	CS		1	I	1	I .
Input Voltage Low, V _{INL}		Full	-	-	0.8	V
Input Voltage High, V _{INH}		Full	2.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-1	-	1	μА

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches. C_L includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES




FIGURE 2A. MEASUREMENT POINTS




FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION






FIGURE 3A. MEASUREMENT POINTS (ISL84543 ONLY)



 C_L includes fixture and stray capacitance.

FIGURE 3B. TEST CIRCUIT (ISL84543 ONLY)

Test Circuits and Waveforms (Continued)



 V_{NX} N_{O} $N_{$

FIGURE 3C. MEASUREMENT POINTS (ISL84544 ONLY)

FIGURE 3D. TEST CIRCUIT (ISL84544 ONLY)

FIGURE 3. BREAK-BEFORE-MAKE TIME




FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. RON TEST CIRCUIT




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL84541–ISL84544 dual analog switches offer precise switching capability from a single 2.7V to 12V supply with low on-resistance (30 Ω) and high speed operation (toN = 35ns, toFF = 25ns). The devices are especially well suited to portable battery powered equipment thanks to the low operating supply voltage (2.7V), low power consumption (5 μ W), low leakage currents (100pA max), and the tiny SOT-23 packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation and crosstalk rejection.

Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above GND. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL8454X construction is typical of most CMOS analog switches, except that they have only two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set

their analog voltage limits. Unlike switches with a 13V maximum supply voltage, the ISL8454X 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 2.7V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

This switch family is TTL compatible (0.8V and 2.4V) over a supply range of 3V to 11V (see Figure 15). At 12V the V_{IH} level is about 2.5V. This is still below the TTL guaranteed high output minimum level of 2.8V, but noise margin is reduced. For best results with a 12V supply, use a logic family the provides a V_{OH} greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat even past 300MHz (see Figure 16). Figure 16 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An off switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 17 details the high Off Isolation and Crosstalk rejection provided by this family. At 10MHz, off isolation is about 50dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced,

they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows

between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog-signal paths and V+ or GND.

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs SUPPLY VOLTAGE




FIGURE 11. RON MATCH vs SWITCH VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified (Continued)





FIGURE 13. TURN - ON TIME vs SUPPLY VOLTAGE






FIGURE 15. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE




FIGURE 16. FREQUENCY RESPONSE




FIGURE 17. CROSSTALK AND OFF ISOLATION

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:

ISL84541: 66 ISL84542: 66 ISL84543: 66 ISL84544: 58

PROCESS:

Si Gate CMOS

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and eA are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e _A	0.300	BSC	7.62	BSC	6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8	3	8	3	9

Rev. 0 12/93

Mini Small Outline Plastic Packages (MSOP)



NOTES:


- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane -H I.
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA) 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN	IETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES		
Α	0.037	0.043	0.94	1.10	-		
A1	0.002	0.006	0.05	0.15	-		
A2	0.030	0.037	0.75	0.95	-		
b	0.010	0.014	0.25	0.36	9		
С	0.004	0.008	0.09	0.20	-		
D	0.116	0.120	2.95	3.05	3		
E1	0.116	0.120	2.95	3.05	4		
е	0.026	BSC	0.65 BSC		-		
Е	0.187	0.199	4.75	5.05	-		
L	0.016	0.028	0.40	0.70	6		
L1	0.037	REF	0.95	REF	-		
N	8	3		8	7		
R	0.003	-	0.07	-	-		
R1	0.003	-	0.07	-	-		
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-		
α	0°	6 ⁰	0°	6 ⁰	-		

Rev. 2 01/03

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8	3	8		7
α	0°	8 ⁰	0°	80	-

Rev. 0 12/93

Small Outline Transistor Plastic Packages (SOT23-6)



P6.064
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INC	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.012	0.020	0.30	0.50	-
b1	0.012	0.018	0.30	0.45	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.008	0.08	0.20	6
D	0.111	0.118	2.80	3.00	3
E	0.103	0.118	2.60	3.00	-
E1	0.060	0.068	1.50	1.75	3
е	0.037	0.0374 Ref		Ref	-
e1	0.074	0.0748 Ref		Ref	-
L	0.014	0.022	0.35	0.55	4
L1	0.024	Ref.	0.60	Ref.	
L2	0.010	Ref.	0.25 Ref.		
N	6	6	6		5
R	0.004	-	0.10	-	
R1	0.004	0.010	0.10	0.25	
α	0°	8 ^o	0°	8°	-

Rev. 3 9/03

NOTES:

GAUGE PLANE

- 1. Dimensioning and tolerance per ASME Y14.5M-1994.
- 2. Package conforms to EIAJ SC-74 and JEDEC MO178AB.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only


VIEW C

SEATING PLANE

С

4X θ**1**

Small Outline Transistor Plastic Packages (SOT23-8)



P8.064
8 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.009	0.015	0.22	0.38	-
b1	0.009	0.013	0.22	0.33	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.008	0.08	0.20	6
D	0.111	0.118	2.80	3.00	3
E	0.103	0.118	2.60	3.00	-
E1	0.060	0.067	1.50	1.70	3
е	0.0256 Ref		0.65 Ref		-
e1	0.0768 Ref		1.95 Ref		-
L	0.014	0.022	0.35	0.55	4
L1	0.024 Ref.		0.60 Ref.		
L2	0.010 Ref.		0.25 Ref.		
N	8		8		5
R	0.004		0.10	-	
R1	0.004	0.010	0.10	0.25	
α	0°	8 ^o	0°	8 ^o	-

Rev. 2 9/03

NOTES:

- 1. Dimensioning and tolerance per ASME Y14.5M-1994.
- 2. Package conforms to EIAJ SC-74 and JEDEC MO178BA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com