







DLPC6540 DLPS168C - MAY 2021 - REVISED NOVEMBER 2022

DLPC6540 High Resolution Controller

1 Features

- DLPC6540 controller using the DLP471TP digital micromirror device (DMD) supports
 - Up to 4K UHD at 60 Hz
 - Up to 1080p at 240 Hz (2D) and 120 Hz (3D)
- Provides single V-by-One® HS video input port with one, two, four, or eight lanes
 - Up to 600-MHz pixel clock support
 - Up to 3.0-Gbps input transmission rate
- Input formats supported
 - RGB, YCbCr, and ICtCp
 - 4:4:4, 4:2:2, 4:2:0
- Internal Arm® Cortex® R4F processor with FPU
 - 88 configurable GPIOs
 - Programmable PWM generator
 - Programmable capture and delay timers
 - USB 2.0 high-speed OTG controller
 - SPI primary/secondary controllers
 - I²C primary/secondary controllers
 - UART and interrupt controllers
- Warping engine
 - Improved 1D, 2D, and 3D keystone correction
 - Optical distortion correction (radial and lateral color distortion; for example, for short throw)
 - Warping (multipoint manual warp and full warp map access 62 × 32 points)
 - Blending (manual blending and full blending map access 63 × 32 points)
- Additional image processing
 - DynamicBlack
 - TI DLP® BrilliantColor™ Technology
 - HDR10 (PQ and HLG) support
 - Frame rate conversion
 - Color coordinate adjustment
 - White color temperature adjustment
 - Programmable degamma
 - Spatial-temporal multiplexing
 - Integrated support for 3-D display
- Splash screen display and capture
- Integrated 2G-bit frame memory eliminates need for external high-speed memory
- External memory support
 - Parallel flash for µP and PWM sequences
 - Secondary flash for splash capture, warping
- System control
 - DMD power and reset driver control
 - DMD horizontal and vertical image flip
- JTAG boundary scan test support

2 Applications

- Mobile smart TV
- Mobile projector
- Digital signage


3 Description

The DLPC6540 is a digital display controller for the TI DLP Products 4K UHD display chipset. The DLPC6540 display controller, together with the DLP471TP digital micromirror device (DMD) and the DLPA3005 power management IC (PMIC) comprise the chipset. This solution is fit for display systems that require high resolution and high brightness in a small form factor. To ensure reliable operation, the DLPC6540 display controller must always be used with the DLP471TP DMD and the DLPA3005 power management integrated circuit per application.

Device Information(1)(2)

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|--------------|---------------------|
| DLPC6540ZDC | P-HBGA (676) | 31.00 mm × 31.00 mm |

- For all available packages, see the orderable addendum.
- Includes embedded heat slug (2)



Typical Standalone System



Table of Contents

| 1 Features1 | 6.20 JTAG Boundary Scan Interface Timing |
|---|--|
| 2 Applications1 | Requirements (Debug Only)49 |
| 3 Description | 6.21 JTAG ARM Multi-Ice Interface Timing |
| 4 Revision History2 | Requirements (Debug Only)50 |
| 5 Pin Configuration and Functions3 | 6.22 Multi-Trace ETM Interface Timing Requirements 51 |
| 6 Specifications23 | 7 Detailed Description |
| 6.1 Absolute Maximum Ratings | 7.1 Overview |
| 6.2 ESD Ratings | 7.2 Functional Block Diagram |
| 6.3 Recommended Operating Conditions24 | 7.3 Feature Description53 |
| 6.4 Thermal Information | 7.4 Device Operational Modes71 |
| 6.5 Power Electrical Characteristics | 8 Power Supply Recommendations72 |
| 6.6 Pin Electrical Characteristics | 8.1 Power Supply Management |
| 6.7 DMD HSSI Electrical Characteristics | 8.2 Hot Plug Usage |
| 6.8 DMD Low-Speed LVDS Electrical Characteristics32 | 8.3 Power Supplies for Unused Input Source |
| 6.9 V-by-One Interface Electrical Characteristics 33 | Interfaces |
| 6.10 USB Electrical Characteristics | 8.4 Power Supplies |
| 6.11 System Oscillator Timing Requirements35 | 9 Layout |
| 6.12 Power Supply and Reset Timing Requirements 36 | 9.1 Layout Guidelines |
| 6.13 DMD HSSI Timing Requirements41 | 9.2 Thermal Considerations 85 |
| 6.14 DMD Low-Speed LVDS Timing Requirements 42 | 10 Device and Documentation Support86 |
| 6.15 V-by-One Interface General Timing | 10.1 Device Support86 |
| Requirements42 | 10.2 Receiving Notification of Documentation Updates87 |
| 6.16 Source Frame Timing Requirements | 10.3 Support Resources87 |
| 6.17 Synchronous Serial Port Interface Timing | 10.4 Trademarks |
| Requirements45 | 10.5 Electrostatic Discharge Caution87 |
| 6.18 Master and Slave I ² C Interface Timing | 10.6 Glossary87 |
| Requirements47 | 11 Mechanical, Packaging, and Orderable |
| · | Information |
| 6.19 Programmable Output Clock Timing Requirements47 | IIIOIIIIauoii |
| ricquirements4/ | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision B (August 2020) to Revision C (November 2022) | Page |
|---|------|
| Updated SSP0_CSZ_0, 1, 2 pullup value Table 5-9 | 3 |
| Updated Figure 6-6 | 36 |
| Updated Figure 6-7 | 36 |
| Updated Figure 6-8 | 36 |
| Updated Figure 6-9 | 36 |
| Updated Inter-lane skew Table 9-5 | |
| Changes from Revision A (June 2020) to Revision B (August 2020) | Page |
| • Updated the numbering format for tables, figures and cross-references throughout the document | 1 |
| Added parameter t _{RAMP-DOWN-TOTAL} to Section 6.12 | 36 |
| Added parameter t _{RDSD115} to Section 6.12 | |
| Added parameter t _{PROJ ON} to Section 6.12 | |
| Added parameter t _{REFCLKA} to Section 6.12 | 36 |
| Changes from Revision * (May 2020) to Revision A (June 2020) | Page |

5 Pin Configuration and Functions




Figure 5-1. ZDC Package 676-Pin PBGA Top View

Table 5-1. Initialization, Board Level Test, and Debug

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|---------|------|---------------------|---|
| NAME | NO. | ITPE\'' | DESCRIPTION |
| POSENSE | AE27 | I ₈ | Power-On Sense: Signal provided from external voltage monitoring circuit ('0' = All controller supply voltages not at valid level, '1' = All controller supply voltages have reached 90% specified minimum voltage) Drive this signal to inactive (low) after the falling edge of PWRGOOD as specified. See Section 6.12 for specific timing requirements as well as the required power up and power down sequence. This pin includes hysteresis. |



Table 5-1. Initialization, Board Level Test, and Debug (continued)

| PIN | | iitiaiizatioii, | Board Level Test, and Debug (continued) | | |
|-----------|------|---------------------|---|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION | | |
| PWRGOOD | AG30 | I ₈ | Power Good: Signal provided from external power supply of voltage monitor A high value indicates all power is within operating voltage specifications and the system is safe to exit its reset state. A transition from high to low indicates that the controller or DMD supply voltage drops below its rated minimum level. This transition must occur prior to the supply voltage dropping per the timing specified, as this is an early warning of an imminent power loss condition. This warning is required to enhance long term DMD reliability. When PWRGOOD goes low for the specified minimum time, a DMD park and full Controller reset are performed, protecting the DMD. Note that both controller and DMD supply voltages must be within operating voltage levels to successfully execute the DMD park. The minimum PWRGOOD deassertion time is used to protect the system input from glitches. When PWRGOOD is low, the Controller is held in its reset state. See Section 6.12 for specific timing requirements as well as the required power up and power down sequence. This pin includes hysteresis. | | |
| EXT_ARSTZ | AF29 | O ₈ | External Reset: General purpose reset output ('0' = Reset, '1' = Normal Operation) This output is asserted low immediately upon POSENSE being asserted low, and remains low while POSENSE remains low. This signal remains low after POSENSE is set high, until released by software. This signal is also asserted low approximately 5 µs after the detection of PWRGOOD going low, or any internally generated reset. In all cases, this signal remains active low for a minimum of 2 ms. Note: This signal can also be independently driven through the software register. | | |
| MTR_ARSTZ | AF27 | O ₈ | Color Wheel Motor Controller Reset: Color wheel motor controller reset output ('0' = Reset, '1' = Normal Operation) This output is asserted low immediately upon POSENSE being asserted low, and remains low while POSENSE remains low. This signal remains low after POSENSE is set high, until released by software. This signal is also asserted low approximately 5 µs after the detection of PWRGOOD going low, or any internally generated reset. In all cases, this signal remains active low for a minimum of 2 ms. Note: This signal can also be independently driven through the software register. | | |
| тск | AK19 | I ₈ | JTAG, ARM-ICE, and CPU MBIST Serial Data Clock. This signal is shared between JTAG, ARM-ICE (TI test only), and CPU MBIST (Manufacturing test only) operation Includes a weak internal pulldown | | |
| TMS1 | AH20 | I ₈ | JTAG Test Mode Select Includes a weak internal pullup | | |
| TMS2 | AJ20 | I ₈ | ARM-ICE Test Mode Select For normal operation, this pin must be left open or unconnected. Includes a weak internal pullup | | |
| TMS3 | AK20 | I ₈ | CPU MBIST Test Mode Select For normal operation this pin must be left open or unconnected. Includes a weak internal pullup | | |
| TRSTZ | AG21 | I ₈ | JTAG, ARM-ICE, and CPU MBIST Reset. This signal is shared between JTAG, ARM-ICE (TI test only), and CPU MBIST (Manufacturing test only) operation. For normal operation, this pin must be pulled to ground through an external resistor with value 8 kΩ or less. Failure to pull this pin low during normal operation causes start-up and initialization problems. For JTAG Boundary Scan, ARM-ICE Debug operation, or CPU MBIST, this pin must be pulled-up or left disconnected. Includes a weak internal pullup and hysteresis | | |
| TDI | AG20 | I ₈ | JTAG, ARM-ICE, and CPU MBIST: Serial Data In Includes a weak internal pullup | | |
| TDO1 | AG19 | O ₈ | JTAG Serial Data Out | | |
| TDO2 | AH19 | O ₈ | ARM-ICE Serial Data Out For normal operation, this pin must be left open or unconnected. | | |

Table 5-1. Initialization, Board Level Test, and Debug (continued)

| PIN | | | Board Level Test, and Debug (continued) | |
|--------------|------|---------------------|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION | |
| TDO3 | AJ19 | O ₈ | CPU MBIST Serial Data Out For normal operation, this pin must be left open or unconnected. | |
| ETM_TRACECLK | C30 | O ₈ | TI internal use. Must be left unconnected (clock for trace debug) | |
| ETM_TRACECTL | D30 | O ₈ | TI internal use. Must be left unconnected (control for trace debug) | |
| ICTSEN | K26 | I ₈ | IC Tristate Enable (Active high) Asserting this signal transitions all outputs into tristate (except for the JTAG interface). Includes a weak internal pulldown, however, an external pulldown is recommended for added protection. Also includes hysteresis | |
| ICTSE | M26 | I ₈ | TI internal use. Includes a weak internal pulldown, however, an external pulldown is recommended for added protection. Also includes hysteresis | |
| TSTPT_0 | E29 | B ₈ | Test pin 0 This pin requires an external pulldown or pullup resistor (depending on the desired debug output as noted below) with a value of $\leq 10~\text{k}\Omega.$ Tristated while PWRGOOD is asserted low. It may be driven as an output for debug use as described in Section 7.3.7 . | |
| TSTPT_1 | E30 | B ₈ | Test pin 1 This pin requires an external pulldown or pullup resistor (depending on the desired debug output as noted below) with a value of ≤ 10 kΩ. Tristated while PWRGOOD is asserted low. It may be driven as an output for debug use as described in Section 7.3.7. | |
| TSTPT_2 | F26 | B ₈ | Test pin 2 This pin requires an external pulldown or pullup resistor (depending on the desired debug output as noted below) with a value of $\leq 10~\text{k}\Omega.$ Tristated while PWRGOOD is asserted low. It can be driven as an output for debug use as described in Section 7.3.7 . | |
| TSTPT_3 | F27 | В ₈ | Test pin 3 This pin requires an external pulldown or pullup resistor (depending on the desired debug output as noted below) with a value of $\leq 10~\text{k}\Omega.$ Tristated while PWRGOOD is asserted low. It may be driven as an output for debug use as described in Section 7.3.7 . | |
| TSTPT_4 | F28 | B ₈ | Test pin 4 This pin requires an external pulldown resistor (\leq 10 k Ω). Tri-stated while PWRGOOD is asserted low. It can be driven as an output for debug use as described in Section 7.3.7 . | |
| TSTPT_5 | F29 | B ₈ | Test pin 5 This pin requires an external pulldown resistor (\leq 10 k Ω). Tristated while PWRGOOD is asserted low. It can be driven as an output for debug use as described in Section 7.3.7 . | |
| TSTPT_6 | G26 | B ₈ | Test pin 6 This pin requires an external pulldown resistor (≤ 10 kΩ). Tristated while PWRGOOD is asserted low. It can be driven as an output for debug use as described in Section 7.3.7. | |
| TSTPT_7 | G28 | B ₈ | Test pin 7 This pin requires an external pulldown resistor (\leq 10 k Ω). Tristated while PWRGOOD is asserted low. It can be driven as an output for debug use as described in Section 7.3.7 . | |
| HWTEST_EN | L26 | I ₈ | Manufacturing test enable signal. This signal must be connected directly to ground on the PCB for normal operation. Includes a weak internal pulldown and hysteresis | |

⁽¹⁾ See Table 5-13 for more information on I/O definitions.



Table 5-2. Analog Front End (Not Supported in DLPC6540)

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | | | |
|-----------|-----|---------------------|-------------|--|--|--|
| NAME | NO. | IIFE\/ | DESCRIPTION | | | |
| AFE_ARSTZ | K2 | O ₈ | Reserved | | | |
| AFE_CLK | K3 | O ₈ | Reserved | | | |
| AFE_IRQ | K4 | I ₈ | Reserved | | | |
| ALF_VSYNC | K5 | I ₈ | Reserved | | | |
| ALF_HSYNC | J1 | I ₈ | Reserved | | | |
| ALF_CSYNC | J2 | I ₈ | Reserved | | | |

(1) See Table 5-13 for more information on I/O definitions.

Table 5-3. V-by-One Interface Input Data and Control

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3)} |
|---|---|---------------------|---|
| NAME | NO. | I TPE(*/ | DESCRIPTION / / / |
| VX1_DATA0_P VX1_DATA0_N VX1_DATA1_P VX1_DATA1_N VX1_DATA2_P VX1_DATA3_P VX1_DATA3_P VX1_DATA4_P VX1_DATA4_N VX1_DATA5_P VX1_DATA5_P VX1_DATA6_P VX1_DATA6_P VX1_DATA6_N VX1_DATA7_P VX1_DATA7_P VX1_DATA7_N | C18 D18 A19 B19 C20 D20 A21 B21 C22 D22 A23 B23 C24 D24 A25 B25 | I ₁ | V-by-One interface data lanes |
| VX1_HTPDN | E17 | O ₄ | V-by-One interface hot plug detect (controller receiver pulls this signal low to indicate its presence to the transmitter) This signal is open drain at the controller output. A pullup resistor is required at the transmitter. |
| VX1_LOCKN | E19 | O ₄ | V-by-One interface clock detect lock (controller receiver pulls this signal low to indicate clock extraction lock to the transmitter) This signal is open drain at the controller output. A pullup resistor is required at the transmitter. |
| VX1_CM_CKREF0 VX1_CM_CKREF1 VX1_CM_CKREF2 VX1_CM_CKREF3 | E20 E21 E23 E24 | I ₁ | V-by-One reserved: Tie these reserved pins to ground. |
| VX1_CM_AMOUT0 VX1_CM_AMOUT1 VX1_CM_AMOUT2 VX1_CM_AMOUT3 | F19 F21 F22 F23 | O ₁ | V-by-One reserved: These pins are reserved and must remain unconnected. |

⁽¹⁾ See Table 5-13 for more information on I/O definitions.

Table 5-4. OpenLDI (FPD-Link I) (Not Supported in DLPC6540) Ports Input Data and Control

| PIN | PIN TYPE(1) | | DESCRIPTION ^{(2) (3)} | |
|--------------------------|-------------|----------------|--------------------------------|--|
| NAME | NO. | ITPE(") | DESCRIPTION (2) (4) | |
| FPDA_CLK_P FPDA_CLK_N | H3 H4 | l ₅ | Reserved | |

Submit Document Feedback

⁽²⁾ The system supports 1-lane, 2-lane, 4-lane, or 8-lane operation, based on the bandwidth requirement of the input source. The inputs for any unused data lanes must be left open.

⁽³⁾ The V-by-One port supports limited lane remapping to help optimize board layout. The details are described in Section 7.3.3.

Table 5-4. OpenLDI (FPD-Link I) (Not Supported in DLPC6540) Ports Input Data and Control (continued)

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION ⁽²⁾ (3) | |
|---|---|---------------------|--------------------------------|--|
| NAME | NO. | I I I PE(') | DESCRIPTION | |
| FPDA_DATAA_P FPDA_DATAA_N FPDA_DATAB_N FPDA_DATAC_P FPDA_DATAC_N FPDA_DATAD_P FPDA_DATAD_N FPDA_DATAD_N FPDA_DATAE_P FPDA_DATAE_N | G1 G2 F3 F4 E1 E2 D3 D4 C1 | I ₅ | Reserved | |
| FPDB_CLK_P FPDB_CLK_N | A4 B4 | l ₅ | Reserved | |
| FPDB_DATAA_P FPDB_DATAA_N FPDB_DATAB_P FPDB_DATAC_P FPDB_DATAC_N FPDB_DATAD_P FPDB_DATAD_N FPDB_DATAD_N FPDB_DATAE_P FPDB_DATAE_N | C5 D5 A6 B6 C7 D7 A8 B8 C9 | I ₅ | Reserved | |
| FPDC_CLK_P FPDC_CLK_N | A10 B10 | l ₅ | Reserved | |
| FPDC_DATAA_P FPDC_DATAA_N FPDC_DATAB_N FPDC_DATAC_P FPDC_DATAC_N FPDC_DATAD_P FPDC_DATAD_N FPDC_DATAE_P FPDC_DATAE_N | C11 D11 A12 B12 C13 D13 A14 B14 C15 | 15 | Reserved. | |

- (1) See Table 5-13 for more information on I/O definitions.
- (2) Throughout this document the terms FPD and FPD-Link refer to OpenLDI (FPD-Link I).
- (3) Tie the inputs for any unused port(s) to ground, or pull to ground through an external resistor.

Table 5-5. Parallel Port Input Data and Control (Not Supported in DLPC6540)

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | |
|---|--|---------------------|-------------------|--|
| NAME | NO. | ITPE\' | PARALLEL RGB MODE | |
| PCLK (FPDB_DATAB_N) | В6 | I ₆ | Reserved | |
| VSYNC (FPDA_DATAE_P) | C1 | I ₆ | Reserved | |
| HSYNC (FPDA_DATAE_N) | C2 | I ₆ | Reserved | |
| DATEN (FPDB_DATAE_N) | D9 | I ₆ | Reserved (2) | |
| FIELD (FPDC_DATAE_P) | C15 | I ₆ | Reserved | |
| 3D_REF (FPDC_DATAE_N) | D15 | I ₆ | Reserved | |
| PDATA_A0 (FPDA_CLK_P) PDATA_A1 (FPDA_CLK_N) PDATA_A2 (FPDA_DATAA_P) PDATA_A3 (FPDA_DATAA_N) PDATA_A4 (FPDA_DATAB_P) PDATA_A5 (FPDA_DATAB_N) PDATA_A6 (FPDA_DATAC_P) PDATA_A7 (FPDA_DATAC_N) PDATA_A8 (FPDA_DATAD_P) PDATA_A9 (FPDA_DATAD_N) | H3 H4 G1 G2 F3 F4 E1 E2 D3 D4 | 1 ₆ | Reserved | |



Table 5-5. Parallel Port Input Data and Control (Not Supported in DLPC6540) (continued)

| rable 5-5. I drailer i of input bata and control (Not capported in bei 665-6) (continued) | | | | |
|---|-----|---------------------|-------------------|--|
| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | |
| NAME | NO. | 11156 | PARALLEL RGB MODE | |
| PDATA_B0 (FPDB_CLK_P) | A4 | | | |
| PDATA_B1 (FPDB_CLK_N) | B4 | | | |
| PDATA_B2 (FPDB_DATAA_P) | C5 | | | |
| PDATA_B3 (FPDB_DATAA_N) | D5 | | | |
| PDATA_B4 (FPDB_DATAB_P) | A6 | l ₆ | Reserved | |
| PDATA_B5 (FPDB_DATAC_P) | C7 | l '6 | inceserveu | |
| PDATA_B6 (FPDB_DATAC_N) | D7 | | | |
| PDATA_B7 (FPDB_DATAD_P) | A8 | | | |
| PDATA_B8 (FPDB_DATAD_N) | B8 | | | |
| PDATA_B9 (FPDB_DATAE_P) | C9 | | | |
| PDATA C0 (FPDC CLK P) | A10 | | | |
| PDATA C1 (FPDC CLK N) | B10 | | | |
| PDATA C2 (FPDC_DATAA_P) | C11 | | | |
| PDATA_C3 (FPDC_DATAA_N) | D11 | | | |
| PDATA_C4 (FPDC_DATAB_P) | A12 | | Reserved | |
| PDATA_C5 (FPDC_DATAB_N) | B12 | I ₆ | Iveserven | |
| PDATA_C6 (FPDC_DATAC_P) | C13 | | | |
| PDATA_C7 (FPDC_DATAC_N) | D13 | | | |
| PDATA_C8 (FPDC_DATAD_P) | A14 | | | |
| PDATA_C9 (FPDC_DATAD_N) | B14 | | | |

- (1) See Table 5-13 for more information on I/O definitions.
- (2) If the DATEN is not actively driven, then it must be pulled up to 3.3 V with a weak pullup resistor (50-kΩ max).

Table 5-6. DMD Reset and Low Speed Interfaces

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | |
|------------------------------------|--------------|---------------------|---|--|
| NAME | NO. | ITPE | DESCRIPTION | |
| DMD_LS0_CLK_P DMD_LS0_CLK_N | AH17 AG17 | 02 | DMD low speed differential interface, Port 0 Clock | |
| DMD_LS0_WDATA_P DMD_LS0_WDATA_N | AK16 AJ16 | O ₂ | DMD low speed differential interface, Port 0 Write Data | |
| DMD_LS1_CLK_P DMD_LS1_CLK_N | AH15 AG15 | O ₂ | DMD low speed differential interface, Port 1 Clock (2) | |
| DMD_LS1_WDATA_P DMD_LS1_WDATA_N | AK14 AJ14 | 02 | DMD low speed differential interface, Port 1Write Data (2) | |
| DMD_LS0_RDATA | AH13 | l ₃ | DMD, low speed single ended serial interface, Port 0 Read Data (3) | |
| DMD_LS1_RDATA | AG13 | l ₃ | DMD, low speed single ended serial interface, Port 1 Read Data ⁽²⁾ ⁽³⁾ . If this port is not used, this signal requires an external pullup or pulldown to keep this input from floating. | |
| DMD_DEN_ARSTZ | AK12 | O ₃ | DMD driver enable signal / Active Low Asynchronous Reset ('1' = Enabled, '0' = Reset) This signal is driven low after the DMD is parked and before power is removed from the DMD. If the 1.8-V power to the DLPC6540 is independent of the 1.8-V power to the DMD, then an external pulldown resistor must be used to hold the signal low in the event the DLPC6540 power is inactive while DMD power is applied. | |

- (1) See Table 5-13 for more information on I/O definitions.
- (2) DMD LS1 port is reserved for single controller, two DMD applications.
- (3) All control interface reads make use of the single ended low speed signals. The read data is clocked by the low speed differential write clock.

Table 5-7. DMD HSSI (High Speed Serial Interface)

| PIN ⁽¹⁾ | | TYPE(2) | DESCRIPTION | | | | | |
|------------------------------------|--------------|----------------|--|--|--|--|--|--|
| NAME | NO. | | DECOMI HON | | | | | |
| DMD_HSSI0_CLK_P DMD_HSSI0_CLK_N | AK25 AJ25 | O ₇ | DMD high speed serial interface, Port 0 Clock Lane | | | | | |

Submit Document Feedback

www.ti.com

Table 5-7, DMD HSSI (High Speed Serial Interface) (continued)

| | ` ` ` | Speed Serial Interface) (continued) | | |
|------|--|---|--|--|
| | TVDE(2) | DESCRIPTION | | |
| NO. | ITPE(-/ | DESCRIPTION | | |
| AK29 | | | | |
| | | | | |
| | | | | |
| | | | | |
| 1 | | | | |
| 1 | | | | |
| | | | | |
| | O ₇ | DMD high speed serial interface, Port 0 Data Lanes | | |
| 1 | | | | |
| 1 | | | | |
| AJ23 | | | | |
| AH22 | | | | |
| AG22 | | | | |
| AK21 | | | | |
| AJ21 | 21 | | | |
| AH7 | 07 | DMD high speed serial interface, Port 1 Clock Lane | | |
| AG7 | | BIND High opeca sorial interface, 1 of 1 clock Earle | | |
| AH11 | | | | |
| | | | | |
| 1 | | | | |
| | | | | |
| 1 | | | | |
| | | | | |
| 1 | | | | |
| 1 | O ₇ | DMD high speed serial interface, Port 1 Data Lanes | | |
| | | | | |
| | | | | |
| | | | | |
| 1 | | | | |
| AJ4 | | | | |
| AK2 | | | | |
| AJ2 | | | | |
| AJ12 | O ₇ | Manufacturing Test use only—Must be left open (that is, unconnected) | | |
| | AK29 AJ29 AJ29 AH28 AG28 AK27 AJ27 AH26 AG26 AH24 AG24 AK23 AJ23 AH22 AG22 AK21 AJ21 AH7 AG7 AH11 AG11 AK10 AJ10 AH9 AG9 AK8 AJ8 AJ6 AH5 AG5 AK4 AJ4 AK2 AJ2 | AK29 AJ29 AH28 AG28 AK27 AJ27 AH26 AG26 AH24 AG24 AK23 AJ23 AH22 AG22 AK21 AJ21 AH7 AG7 O7 AH11 AG11 AK10 AJ10 AH9 AG9 AK8 AJ8 AK6 AJ8 AK6 AJ6 AH5 AG5 AK4 AJ4 AK2 AJ2 | | |

⁽¹⁾ A number of pin remapping options are available for the HSSI high speed channels to aid with optimizing board signal routing. See Section 7.3.4 for information on these pin remapping options.

Table 5-8. Program Memory (FLASH) Interface

| rable of the region memory (1 2 terr) memors | | | | | | |
|--|-----|---------------------|--|--|--|--|
| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | | | |
| NAME | NO. | IIFE(/ | DESCRIPTION | | | |
| PM_CSZ_0 | T27 | O ₈ | Chip select: boot FLASH only (Boot FLASH must use this chip select.) | | | |
| PM_CSZ_1 | T28 | O ₈ | Chip select: additional peripheral device | | | |
| PM_CSZ_2 | T29 | O ₈ | Chip select: additional peripheral device | | | |
| PM_ADDR_0 | T30 | O ₈ | Address bit (LSB) | | | |
| PM_ADDR_1 | U26 | O ₈ | Address bit | | | |
| PM_ADDR_2 | U27 | O ₈ | Address bit | | | |
| PM_ADDR_3 | U29 | O ₈ | Address bit | | | |
| PM_ADDR_4 | U30 | O ₈ | Address bit | | | |
| PM_ADDR_5 | V29 | O ₈ | Address bit | | | |
| PM_ADDR_6 | V28 | O ₈ | Address bit | | | |
| PM_ADDR_7 | V27 | O ₈ | Address bit | | | |
| PM_ADDR_8 | V26 | O ₈ | Address bit | | | |
| PM_ADDR_9 | W30 | O ₈ | Address bit | | | |

See Table 5-13 for more information on I/O definitions.



Table 5-8. Program Memory (FLASH) Interface (continued)

| PIN | Table 5- | J. i Togram Men | ry (FLASH) interface (continued) | |
|-------------------------|----------|---------------------|---|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION | |
| PM_ADDR_10 | W29 | O ₈ | Address bit | |
| PM ADDR 11 | W28 | O ₈ | Address bit | |
| PM_ADDR_12 | W26 | O ₈ | Address bit | |
| PM_ADDR_13 | Y30 | O ₈ | Address bit | |
| PM_ADDR_14 | Y29 | O ₈ | Address bit | |
| PM_ADDR_15 | Y28 | O ₈ | Address bit | |
| PM ADDR 16 | Y27 | O ₈ | Address bit | |
| PM ADDR 17 | Y26 | O ₈ | Address bit | |
| PM_ADDR_18 | AA30 | O ₈ | Address bit | |
| PM_ADDR_19 | AA29 | O ₈ | Address bit | |
| PM_ADDR_20 | AA27 | O ₈ | Address bit | |
| PM_ADDR_21 | AA26 | O ₈ | Address bit | |
| PM_ADDR_22 | AB29 | O ₈ | Address bit | |
| PM_ADDR_23 (GPIO_47) | AB28 | B ₈ | Address bit (MSB) ⁽²⁾ | |
| PM_WEZ | R28 | O ₈ | Write enable (active low) | |
| PM_OEZ | R29 | O ₈ | Output enable (active low) | |
| PM_BLSZ_0 | R30 | O ₈ | Lower Byte (7:0) Enable (active low)—only applicable to devices using PM_CSZ_1 or PM_CSZ_2 | |
| PM_BLSZ_1 | T26 | O ₈ | Upper Byte (15:8) Enable (active low)—only applicable to devices using PM_CSZ_1 or PM_CSZ_2 | |
| PM_Data_0 | L29 | B ₈ | Data bit | |
| PM_Data_1 | L30 | B ₈ | Data bit | |
| PM_Data_2 | L28 | B ₈ | Data bit | |
| PM_Data_3 | M27 | B ₈ | Data bit | |
| PM_Data_4 | M28 | B ₈ | Data bit | |
| PM_Data_5 | M29 | B ₈ | Data bit | |
| PM_Data_6 | M30 | B ₈ | Data bit | |
| PM_Data_7 | N26 | B ₈ | Data bit | |
| PM_Data_8 | N27 | B ₈ | Data bit | |
| PM_Data_9 | N29 | B ₈ | Data bit | |
| PM_Data_10 | N30 | B ₈ | Data bit | |
| PM_Data_11 | P26 | B ₈ | Data bit | |
| PM_Data_12 | P27 | B ₈ | Data bit | |
| PM_Data_13 | P28 | B ₈ | Data bit | |
| PM_Data_14 | P29 | B ₈ | Data bit | |
| PM_Data_15 | R26 | B ₈ | Data bit | |

⁽¹⁾ See Table 5-13 for more information on I/O definitions.

Table 5-9. Peripheral Interfaces

| PIN | TYPE | | DESCRIPTION | | |
|----------|------|------|---|--|--|
| NAME | NO. | TIPE | DESCRIPTION | | |
| IIC0_SCL | E27 | | I^2C Port 0 (master-slave), Typically slave for Host Command and Control to Controller, SCL (bidirectional, open-drain): An external pullup is required. The minimum acceptable value for this pullup is 1 K Ω . | | |

⁽²⁾ The Program Memory address bus can be extended by one bit to 24 bits by making use of GPIO_47. Add an external pulldown resistor when this GPIO is configured for this purpose.

| PIN | | | able 5-9. Peripheral interfaces (continued) | | |
|------------------------|------------|---------------------|--|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION | | |
| IIC0_SDA | D29 | B ₁₃ | I^2 C Port 0 (master-slave), Typically slave for Host Command and Control to Controller, SDA. (bidirectional, open-drain): An external pullup is required. The minimum acceptable value for this pullup is 1 KΩ. | | |
| SSP0_TXD | AD27 | O ₈ | SSP/SPI Port 0 Data Out (master): transmit data pin | | |
| SSP0_RXD | AD29 | I ₈ | SSP/SPI Port 0 Data In (master): Receive data pin | | |
| SSP0_CLK | AD28 | O ₈ | SSP/SPI Port 0 clock (master): clock pin | | |
| SSP0_CSZ_2 | AC28 | O ₈ | SPI Port 0 chip select 2 (master): chip select (active low) An external pullup resistor (\leq 100 k Ω) is suggested to avoid a floating chip select input to the external device. | | |
| SSP0_CSZ_1 | AC26 | O ₈ | SPI Port 0 chip select 1 (master): chip select (active low) An external pullup resistor (≤ 100 kΩ) is suggested to avoid a floating chip select input to the external device. | | |
| SSP0_CSZ_0 | AB27 | O ₈ | SPI Port 0 chip select 0 (master): chip select (active low) An external pullup resistor (≤ 100 kΩ) is suggested to avoid a floating chip select input to the external device. | | |
| UART0_TXD | P4 | O ₈ | UART Port 0 (slave): serial data transmit This UART port is reserved for TI debug. An external pullup resistor (≤ 10 kΩ) is required. | | |
| UART0_RXD | P5 | I ₈ | UART Port 0 (slave): serial data receive This UART port is reserved for TI debug. An external pullup resistor (≤ 10 kΩ) is required. | | |
| UART0_RTSZ | N2 | O ₈ | UART Port 0 (slave): ready to send (hardware flow control signal [active low]) This UART port is reserved for TI debug. An external pullup resistor (≤ 10 kΩ) is required. | | |
| UART0_CTSZ | N3 | I ₈ | UART Port 0 (slave): clear to send (hardware flow control signal [active low]) This UART port is reserved for TI debug. An external pullup resistor (≤ 10 kΩ) is required. | | |
| USB_DAT_P USB_DAT_N | B27 A27 | B ₁₁ | USB OTG Data Lane (master-slave) | | |
| USB_VBUS | D26 | B ₁₁ | USB OTG 5V Power Supply Detection (master-slave) | | |
| USB_ID | C27 | I _{Other} | USB OTG Mini Receptacle Identification (master-slave) | | |
| USB_TXRTUNE | C26 | B _{GND} | USB OTG Reference Resistor An external reference resistor must be connected as shown in Section 9.1.6. | | |
| USB_XI | A29 | I _{GND} | USB OTG External Oscillator XI—Not used (clock provided internally) For normal operation this pin must be connected to GND. | | |
| USB_XO | B29 | B _{GND} | USB OTG External Oscillator XO—Not used (clock provided internally) For normal operation this pin must be left open (unconnected). | | |
| USB_ANALOGTEST | C28 | B _{Other} | USB OTG Manufacturing Test This pin must be left open (unconnected). | | |
| PMD_INTZ | AD26 | I ₈ | Reserved function. This signal requires an external pullup. | | |
| CW_PWM | AE30 | O ₈ | Reserved function | | |
| CW_INDEX | AE29 | I ₈ | Reserved function | | |

(1) See Table 5-13 for more information on I/O definitions.

Table 5-10. GPIO Peripheral Interface

| Table 5-16. Of 10 1 empheral interface | | | | | | | |
|--|-----|----------------|---|--|--|--|--|
| PIN | | TYPE(1) | DESCRIPTION (2) (3) (4) | | | | |
| NAME | NO. | IIFE | DESCRIPTION (*) (*) | | | | |
| GPIO_87 | K1 | В ₈ | General purpose I/O 87: Options: 1. Alt 0: Reserved 2. Alt 1: DAO_CLKIN (I) 3. Optional GPIO | | | | |



| PIN | | (1) | Table 5-10. GFIO Peripheral Interface (Continued) |
|---------|-----|---------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} |
| GPIO_86 | L5 | B ₈ | General purpose I/O 86: Options: 1. Alt 0: Reserved 2. Alt 1: DAO_DI_1 (I) 3. Optional GPIO |
| GPIO_85 | L4 | B ₈ | General purpose I/O 85: Options: 1. Alt 0: Reserved 2. Alt 1: DAO_DI_0 (I) 3. Optional GPIO |
| GPIO_84 | L3 | B ₈ | General purpose I/O 84: Options: 1. Alt 0: Reserved 2. Alt 1: HBT_CLKIN_2 (I) 3. Optional GPIO |
| GPIO_83 | L2 | B ₈ | General purpose I/O 83: Options: 1. Alt 0: Reserved 2. Alt 1: HBT_DI_2 (I) 3. Optional GPIO |
| GPIO_82 | M5 | В ₈ | General purpose I/O 82: Options: 1. Alt 0: Reserved 2. Alt 1: HBT_CLKIN_1 (I) 3. Optional GPIO |
| GPIO_81 | M4 | В ₈ | General purpose I/O 81: Options: 1. Alt 0: Reserved 2. Alt 1: HBT_DI_1 (I) 3. Optional GPIO |
| GPIO_80 | M2 | B ₈ | General purpose I/O 80: Options: 1. Alt 0: Reserved 2. Alt 1: HBT_CLKIN_0 (I) 3. Optional GPIO |
| GPIO_79 | M1 | В ₈ | General purpose I/O 79: Options: 1. Alt 0: Reserved 2. Alt 1: HBT_DI_0 (I) 3. Optional GPIO |
| GPIO_78 | N5 | B ₈ | General purpose I/O 78: Options: 1. Alt 0: Reserved 2. Alt 1: SEQ_SYNC (B/ open drain) 3. Optional GPIO |
| GPIO_77 | N4 | B ₈ | General purpose I/O 77: Options: 1. Alt 0: Reserved 2. Alt 1: EFSYNC (O)/ DASYNC (I) 3. Optional GPIO |
| GPIO_76 | AD5 | В ₈ | General purpose I/O 76: Options: 1. Alt 0: AWC1_DACD_PWMB_1 (O) 2. Alt 1: N/A 3. Optional GPIO |



| Table 5-10. GPIO Peripheral Interface (continued) | | | | |
|---|-----|---------------------|---|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} | |
| GPIO_75 | AC1 | B ₈ | General purpose I/O 75: Options: 1. Alt 0: AWC1_DACS_PWMA_1 (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_74 | AC2 | В ₈ | General purpose I/O 74: Options: 1. Alt 0: AWC1_DACD_PWMB_0 (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_73 | AC4 | В ₈ | General purpose I/O 73: Options: 1. Alt 0: AWC1_DACS_PWMA_0 (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_72 | AC5 | B ₈ | General purpose I/O 72: Options: 1. Alt 0: AWC1_DACCLK_0_1 (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_71 | AD1 | В ₈ | General purpose I/O 71: Options: 1. Alt 0: AWC1_OUT_ENZ (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_70 | AD2 | B ₈ | General purpose I/O 70: Options: 1. Alt 0: AWC0_DACD_PWMB_1 (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_69 | AD3 | B ₈ | General purpose I/O 69: Options: 1. Alt 0: AWC0_DACS_PWMA_1 (O) 2. Alt 1: MEMAUX_1 (O) (#2) 3. Optional GPIO | |
| GPIO_68 | AD4 | B ₈ | General purpose I/O 68: Options: 1. Alt 0: AWC0_DACD_PWMB_0 (O) 2. Alt 1: IIC2_SDA (B) (#3) 3. Optional GPIO | |
| GPIO_67 | AF4 | B ₈ | General purpose I/O 67: Options: 1. Alt 0: AWC0_DACS_PWMA_0 (O) 2. Alt 1: IIC2_SCL (B) (#3) 3. Optional GPIO | |
| GPIO_66 | AE2 | B ₈ | General purpose I/O 66: Options: 1. Alt 0: AWC0_DACCLK_0_1 (O) 2. Alt 1: N/A 3. Optional GPIO | |
| GPIO_65 | AE3 | B ₈ | General purpose I/O 65: Options: 1. Alt 0: AWC0_OUT_ENZ (O) 2. Alt 1: N/A 3. Optional GPIO | |



| PIN | | (1) | Table 5-10. GPIO Peripheral Interface (Continued) |
|---------|-----|---------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} |
| GPIO_64 | AE4 | B ₈ | General purpose I/O 64: Options: 1. Alt 0: OCLKB (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_63 | AG2 | B ₈ | General purpose I/O 63: Options: 1. Alt 0: Reserved 2. Alt 1: OCLKD (O) (#2) 3. Optional GPIO |
| GPIO_62 | AG3 | B ₈ | General purpose I/O 62: Options: 1. Alt 0: Reserved 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_61 | AF1 | B ₈ | General purpose I/O 61: Options: 1. Alt 0: Reserved 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_60 | AF2 | В ₈ | General purpose I/O 60: Options: 1. Alt 0: Reserved 2. Alt 1: UART2_RXD (I) (#2) 3. Optional GPIO |
| GPIO_59 | AG1 | В ₈ | General purpose I/O 59: Options: 1. Alt 0: Reserved 2. Alt 1: UART2_TXD (O) (#2) 3. Optional GPIO |
| GPIO_58 | V1 | B ₈ | General purpose I/O 58: Options: 1. Alt 0: Reserved 2. Alt 1: Reserved 3. Optional GPIO |
| GPIO_57 | V2 | B ₈ | General purpose I/O 57: Options: 1. Alt 0: Reserved 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_56 | W2 | B ₈ | General purpose I/O 56: Options: 1. Alt 0: Reserved 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_55 | K29 | B ₈ | General purpose I/O 55: Options: 1. Alt 0: Reserved 2. Alt 1: Reserved 3. Optional GPIO |
| GPIO_54 | K28 | В ₈ | General purpose I/O 54: Options: 1. Alt 0: Reserved 2. Alt 1: N/A 3. Optional GPIO |

| Table 5-10. GPIO Peripheral Interface (continued) | | | | | |
|---|------|---------------------|--|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} | | |
| GPIO_53 | W3 | B ₈ | General purpose I/O 53: Options: 1. Alt 0: Reserved 2. Alt 1: LED_DRIVER_ON (O) 3. Optional GPIO | | |
| GPIO_52 | W4 | В ₈ | General purpose I/O 52: Options: 1. Alt 0: Reserved 2. Alt 1: N/A 3. Optional GPIO | | |
| GPIO_51 | V5 | B ₈ | General purpose I/O 51: Options: 1. Alt 0: Reserved 2. Alt 1: DMD_PWR_EN (O) 3. Optional GPIO | | |
| GPIO_50 | AC29 | B ₈ | General purpose I/O 50: Options: 1. Alt 0: SSP0_CSZ_3 (O) 2. Alt 1: N/A 3. Optional GPIO | | |
| GPIO_49 | AC30 | В ₈ | General purpose I/O 49: Options: 1. Alt 0: SSP0_CSZ_4 (O) 2. Alt 1: N/A 3. Optional GPIO | | |
| GPIO_48 | AB26 | B ₈ | General purpose I/O 48: Options: 1. Alt 0: USB OTG External USB Switch Control (O) 2. Alt 1: N/A 3. Optional GPIO | | |
| GPIO_47 | AB28 | B ₈ | General purpose I/O 47: Options: 1. Alt 0: PM_ADDR_23 (O) 2. Alt 1: N/A 3. Optional GPIO | | |
| GPIO_46 | K27 | B ₈ | General purpose I/O 46: Options: 1. Alt 0: Reserved 2. Alt 1: SSP2_BC_CSZ (O-MST/I-SLV) 3. Optional GPIO | | |
| GPIO_45 | J30 | B ₈ | General purpose I/O 45: Options: 1. Alt 0: Reserved 2. Alt 1: SSP2_CSZ_2 (O-MST/I-SLV) 3. Optional GPIO | | |
| GPIO_44 | J29 | B ₈ | General purpose I/O 44: Options: 1. Alt 0: OCLKC (O) (#1) 2. Alt 1: SSP2_CSZ_1 (O-MST/I-SLV) 3. Optional GPIO | | |
| GPIO_43 | J27 | B ₈ | General purpose I/O 43: Options: 1. Alt 0: OCLKD (O) (#1) 2. Alt 1: SSP2_CSZ_0 (O-MST/I-SLV) 3. Optional GPIO | | |



| PIN | | (1) | Table 5-10. GPIO Peripheral Interface (Continued) |
|---------|-----|---------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} |
| GPIO_42 | J26 | B ₈ | General purpose I/O 42: Options: 1. Alt 0: IIC2_SDA (B) (#1) 2. Alt 1: SSP2_DO (O) 3. Optional GPIO |
| GPIO_41 | H30 | B ₈ | General purpose I/O 41: Options: 1. Alt 0: IIC2_SCL (B) (#1) 2. Alt 1: SSP2_DI (I) 3. Optional GPIO |
| GPIO_40 | H29 | B ₈ | General purpose I/O 40: Options: 1. Alt 0: MEMAUX_1 (O) (#1) 2. Alt 1: SSP2_SCLK (O-MST/I-SLV) 3. Optional GPIO |
| GPIO_39 | H28 | B ₈ | General purpose I/O 39: Options: 1. Alt 0: UART2_RXD (I) (#1) 2. Alt 1: HBT_CLKOUT (O) 3. Optional GPIO |
| GPIO_38 | H27 | B ₈ | General purpose I/O 38: Options: 1. Alt 0: UART2_TXD (O) (#1) 2. Alt 1: HBT_DO (O) 3. Optional GPIO |
| GPIO_37 | H26 | В ₈ | General purpose I/O 37: Options: 1. Alt 0: Reserved 2. Alt 1: DAO_CLKOUT (O) 3. Optional GPIO |
| GPIO_36 | G30 | B ₈ | General purpose I/O 36: Options: 1. Alt 0: Reserved 2. Alt 1: DAO_DO_1 (O) 3. Optional GPIO |
| GPIO_35 | G29 | B ₈ | General purpose I/O 35: Options: 1. Alt 0: OCLKC (O) (#2) 2. Alt 1: DAO_DO_0 (O) 3. Optional GPIO |
| GPIO_34 | Y1 | B ₈ | General purpose I/O 34: Options: 1. Alt 0: WRP_CAMERA_TRIG (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_33 | Y2 | B ₈ | General purpose I/O 33: Options: 1. Alt 0: PAUX11 (O) 2. Alt 1: IIC2_SDA (B) (#2) 3. Optional GPIO |
| GPIO_32 | Y4 | В ₈ | General purpose I/O 32: Options: 1. Alt 0: PAUX10 (O) 2. Alt 1: IIC2_SCL (B) (#2) 3. Optional GPIO |

| PIN | | | Table 5-10. GPIO Peripheral Interface (continued) | | | | | |
|---------|-----|---------------------|--|--|--|--|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} | | | | | |
| GPIO_31 | Y5 | В ₈ | General purpose I/O 31: Options: 1. Alt 0: PAUX9 (O) 2. Alt 1: PAUX_INT3 (O) 3. Optional GPIO | | | | | |
| GPIO_30 | AA1 | B ₈ | General purpose I/O 30: Options: 1. Alt 0: PAUX8 (O) 2. Alt 1: PAUX_INT2 (O) 3. Optional GPIO | | | | | |
| GPIO_29 | AA2 | B ₈ | General purpose I/O 29: Options: 1. Alt 0: PAUX7 (O) 2. Alt 1: N/A 3. Optional GPIO | | | | | |
| GPIO_28 | AA3 | B ₈ | General purpose I/O 28: Options: 1. Alt 0: PAUX6 (O) 2. Alt 1: LEDSEL_4 (O) 3. Optional GPIO | | | | | |
| GPIO_27 | AA4 | B ₈ | General purpose I/O 27: Options: 1. Alt 0: PAUX5 (O) 2. Alt 1: LEDSEL_3 (O) 3. Optional GPIO | | | | | |
| GPIO_26 | AA5 | В ₈ | General purpose I/O 26: Options: 1. Alt 0: PAUX4 (O) 2. Alt 1: LEDSEL_2 (O) 3. Optional GPIO | | | | | |
| GPIO_25 | AB2 | B ₈ | General purpose I/O 25: Options: 1. Alt 0: PAUX3 (O) 2. Alt 1: LEDSEL_1 (O) 3. Optional GPIO | | | | | |
| GPIO_24 | AB3 | B ₈ | General purpose I/O 24: Options: 1. Alt 0: PAUX2 (O) 2. Alt 1: LEDSEL_0 (O) 3. Optional GPIO | | | | | |
| GPIO_23 | AB4 | B ₈ | General purpose I/O 23: Options: 1. Alt 0: PAUX1 (O) {SEQ Index} 2. Alt 1: PAUX_INT1 (O) 3. Optional GPIO | | | | | |
| GPIO_22 | AB5 | B ₈ | General purpose I/O 22: Options: 1. Alt 0: PAUX0 (O) 2. Alt 1: PAUX_INT0 (O) 3. Optional GPIO | | | | | |
| GPIO_21 | P3 | B ₈ | General purpose I/O 21: Options: 1. Alt 0: PWM-IN1 (I) 2. Alt 1: N/A 3. Optional GPIO | | | | | |



| PIN | | - V-D=(1) | Proprieta (Continued) |
|---------|-----|---------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} |
| GPIO_20 | P2 | B ₈ | General purpose I/O 20: Options: 1. Alt 0: PWM-IN0 (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_19 | P1 | B ₈ | General purpose I/O 19: Options: 1. Alt 0: IR1 (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_18 | R5 | B ₈ | General purpose I/O 18: Options: 1. Alt 0: IR0 (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_17 | R4 | B ₈ | General purpose I/O 17: Options: 1. Alt 0: N/A 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_16 | R2 | B ₈ | General purpose I/O 16: Options: 1. Alt 0: UART1_RTSZ (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_15 | R1 | В ₈ | General purpose I/O 15: Options: 1. Alt 0: UART1_CTSZ (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_14 | Т3 | B ₈ | General purpose I/O 14: Options: 1. Alt 0: UART1_RXD (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_13 | T4 | B ₈ | General purpose I/O 13: Options: 1. Alt 0: UART1_TXD (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_12 | T5 | B ₈ | General purpose I/O 12: Options: 1. Alt 0: IIC1_SDA (B) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_11 | T2 | B ₈ | General purpose I/O 11: Options: 1. Alt 0: IIC1_SCL (B) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_10 | V3 | В ₈ | General purpose I/O 10: Options: 1. Alt 0: SAS_INTGTR_EN (O) 2. Alt 1: N/A 3. Optional GPIO |

www.ti.com

| PIN | | | Table 5-10. GPIO Peripheral Interface (continued) |
|---------|-----|---------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION ^{(2) (3) (4)} |
| GPIO_09 | U1 | В ₈ | General purpose I/O 09: Options: 1. Alt 0: SAS_CSZ (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_08 | U2 | B ₈ | General purpose I/O 08: Options: 1. Alt 0: SAS_DO (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_07 | U4 | B ₈ | General purpose I/O 07: Options: 1. Alt 0: SAS_DI (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_06 | V4 | B ₈ | General purpose I/O 06: Options: 1. Alt 0: SAS_CLK (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_05 | A17 | B ₈ | General purpose I/O 05: Options: 1. Alt 0: SSP1_CSZ_2 (O-MST/I-SLV) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_04 | B17 | B ₈ | General purpose I/O 04: Options: 1. Alt 0: SSP1_CSZ_1 (O-MST/I-SLV) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_03 | B15 | B ₈ | General purpose I/O 03: Options: 1. Alt 0: SSP1_CSZ_0 (O-MST/I-SLV) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_02 | C16 | B ₈ | General purpose I/O 02: Options: 1. Alt 0: SSP1_DO (O) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_01 | D16 | B ₈ | General purpose I/O 01: Options: 1. Alt 0: SSP1_DI (I) 2. Alt 1: N/A 3. Optional GPIO |
| GPIO_00 | E16 | B ₈ | General purpose I/O 00: Options: 1. Alt 0: SSP1_SCLK (O-MST/I-SLV) 2. Alt 1: N/A 3. Optional GPIO |

⁽¹⁾ See Table 5-13 for more information on I/O definitions.

⁽²⁾ This table defines the GPIO capabilities of the DLPC6540. Please see Section 7.3.6 for specific product configuration allocations of these GPIO.

⁽³⁾ Most GPIO have at least one alternate hardware functional use in addition to being available as a general purpose I/O. Depending on the product configuration, GPIO may be reserved specifically for use as an alternate hardware function (and would therefore not be



available as a general purpose I/O). More information on GPIO allocations for specific product configurations can be found in Section 7.3.6

(4) All GPIO that are available as a general purpose I/O must be configured as an input, a standard output, or an open-drain output. This is set in the flash configuration. Configure unused GPIO as a logic zero output and leave unconnected, otherwise an external pullup or pulldown resistor is required to avoid a floating input. The reset default for all GPIO is as an input signal.
An external pullup resistor (≤ 10 kΩ) is required for each signal configured as open-drain output.

Table 5-11. Clock and Support

| PIN | | TYPE(1) | DESCRIPTION | | |
|-----------|------|-----------------|--|--|--|
| NAME | NO. | IIFE\/ | DESCRIPTION | | |
| REFCLKA_I | AJ18 | l ₉ | Crystal A Input: Reference clock crystal input ^{(2) (3)} | | |
| REFCLKA_O | AK18 | O ₁₀ | Crystal A Output: Reference clock crystal output ⁽²⁾ | | |
| REFCLKB_I | B16 | I ₁₄ | Crystal B Input: Reference clock crystal input ^{(2) (3)} | | |
| REFCLKB_O | A16 | O ₁₅ | Crystal B Output: Reference clock crystal output ⁽²⁾ | | |
| OCLKA | AD30 | O ₈ | General Purpose Output Clock A ⁽⁴⁾ Targeted for driving Color Wheel motor controller. Frequency is software programmable, with a power-up default frequency of 0.77 MHz. Note: The output frequency is not affected by non-power-up reset operations (that is, the system holds the last programmed value until system is power cycled). | | |

- (1) See Table 5-13 for more information on I/O definitions.
- (2) For more information on this signal see Section 6.11.
- (3) For applications where an external oscillator is used in place of a crystal, use an oscillator to drive this pin.
- (4) For more information on this signal see Section 6.19.

Table 5-12. Power and Ground

| | PIN | TYPE ⁽¹⁾ | DESCRIPTION |
|------------------|---|---------------------|---|
| NAME | NO. | I TPE(") | DESCRIPTION |
| VDD115_PLLMA | AE18 | PWR | 1.15-V digital power for MCG (Master Clock Generator A) PLL |
| VDD115_PLLMB | F15 | PWR | 1.15-V digital power for MCG (Master Clock Generator B) PLL |
| VAD115_PLLS | F16 | PWR | 1.15-V analog power for SCG doubler PLL |
| VAD18_PLLMA | AE19 | PWR | 1.8-V analog power for MCG (Master Clock Generator A) PLL |
| VAD18_PLLMB | F14 | PWR | 1.8-V analog power for MCG (Master Clock Generator B) PLL |
| VAD33_OSCA | Y18 | PWR | 3.3-V analog power for Crystal-OSC |
| VAD33_OSCB | L17 | PWR | 3.3-V analog power for Crystal-OSC |
| VAD115_FPD | F7,F9,F11,J6,L12 | PWR | 1.15-V analog power for FPD |
| VDD33_FPD | E6,E8,E10,E12,E14,G6,L11,L13 | PWR | 3.3-V digital power for FPD |
| VAD115_VX1 | F24,L18 | PWR | 1.15-V analog power for VX1 |
| VAD18_VX1 | E18,L19 | PWR | 1.8-V analog power for VX1 |
| VAD33_USB | D27,E26,F25 | PWR | 3.3-V analog power for USB |
| VDD18_SCS | L16,R6,T25,AE16 | PWR | 1.8-V digital power for SCS DRAM |
| VDD121_SCS | L15,N11,P20,U11,V20,Y16 | PWR | 1.21-V digital power for SCS SRAM |
| VAD115_HSSI | Y14,Y19,AF7,AF9,AF11,AF13AF21,A F23,AF25 | PWR | 1.15-V analog power for HSSI interface |
| VAD115_HSSI0_PLL | AE22 | PWR | 1.15-V analog power for HSSI-0 PLL |
| VAD115_HSSI1_PLL | AE10 | PWR | 1.15-V analog power for HSSI-1 PLL |
| VDD33_HSSI | Y12,Y20,AE8,AE12,AE20,AE24 | PWR | 3.3-V digital power for HSSI interface |
| VAD18_LSIF | Y15,AE13,AE14 | PWR | 1.8-V analog power for DMD low-speed interface |
| LVDS_VREFTEST | AF16 | | Manufacturing test use only; must be left open-unconnected |
| VDD115 | L14,L20,M11,N20,P11,R20,T11,U20, V11,W20,Y11,Y13,Y17 | PWR | 1.15-V core power |

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Table 5-12. Power and Ground (continued)

| | Table 5-12. Powe | Table 5-12. Power and Ground (continued) | | | | | |
|-------|--|--|--|--|--|--|--|
| | PIN | TVDE(1) | DECODIDATION | | | | |
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION | | | | |
| VDD33 | H25,K25,L6,M20,M25,N6,P25,R11,T 20,U6,V25,W6,W11,Y25,AA6,AB25,A C6,AD25,AE6 | PWR | 3.3-V digital power | | | | |
| VPGM | A1,A2,A3,A5,A7,A9,A11,A13,A15,A1 8,A20,A22,A24,A26,A28,A30,B1,B2,B3,B5,B7,B9,B11,B13,B18,B20,B22,B24,B26,B28,B30,C3,C4,C6,C8,C10,C12,C14,C17,C19,C21,C23,C25,C29,D1,D2,D6,D8,D10,D12,D14,D17,D1 9,D21,D23,D25,D28,E3,E4,E5,E7,E9,E11,E13,E15,E22,E25,E28,F1,F2,F5,F6,F8,F10,F12,F13,F17,F18,F20,F3 0,G3,G4,G5,G27,H1,H2,H5,H6,J3,J4 ,J5,J25,J28,K6,K30,L1,L25,L27,M3,M6,(M12),(M13),(M14),(M15),(M16),(M17),(M18),(M19),N1,(N12,(N13),(N14),(N15),(R16),(R17),(R18),(R19),P30,R3,(R12),(R13),(R14),(R15),(R16),(R17),(R18),(R19),R25,R27,T1,T6,(T12),(T13),(T14),(T15),(T16),(T17),(T18),(T19),U3,U5,(U12),(U13),(U14),(U15),(U16),(U17),(U18),(U19),U25,U28,V6,(V12),(V13),(V14),(V15),(V16),(V17),(V18),(V19),V30,W1,W5,(W12),(W13),(W14),(W15),(W16),(W17),(W18),(W19),W25,W27,Y3,Y6,AA25,AA28,AB1,AB6,AB30,AC3,AC25,AC27,AD6,AE1,AE5,AE7,AE9,AE11,AE15,AE7,AE21,AE23,AE25,AE26,AE28,AF3,AF5,AF6,AF8,AF10,AF12,AF14,AF15,AF17,AF18,AF19,AF20,AF22,AF24,AF26,AF28,AF30,AG4,AG6,AG8,AG30,AG12,AG14,AG16,AG18,AG23,AG25,AG27,AG29,AH1,AH2,AH14,AH16,AH18,AH21,AH23,AH25,AH27,AH29,AH30,AJ1,AJ3,AJ5,AJ7,AJ9,AJ11,AJ13,AJ15,AJ17,AJ22,AJ24,AJ26,AJ28,AJ30,AK1,AK3,AK5,AK7,AK9,AK11,AK13,AK15,AK17,AK22,AK24,AK26,AK28,AK30 G25 | RTN | GND for all power supplies. Ball numbers in parenthesis are also used as thermal balls and are located within the package center region. Manufacturing use only (efuse); must be tied to ground | | | | |

⁽¹⁾ See Table 5-13 for more information on I/O definitions.



Table 5-13. I/O Type Subscript Definition

| | ТҮРЕ | SUPPLY REFERENCE | ESD STRUCTURE | | |
|-----------|---|------------------|----------------------------------|--|--|
| SUBSCRIPT | DESCRIPTION | SUPPLY REFERENCE | ESD STRUCTURE | | |
| 1 | 1.8 V SERDES (VX1) | VAD18_VX1 | ESD diode to supply rail and GND | | |
| 2 | 1.8-V LVDS (LS DMD) | VAD18_LSIF | ESD diode to supply rail and GND | | |
| 3 | 1.8-V LMCMOS (LS DMD) | VAD18_LSIF | ESD diode to supply rail and GND | | |
| 4 | 3.3-V OpenDrain (VX1) | VDD33 | ESD diode to supply rail and GND | | |
| 5 | 3.3-V LVDS (FPD) | VDD33_FPD | ESD diode to supply rail and GND | | |
| 6 | 3.3-V LVCMOS (PP) | VDD33_FPD | ESD diode to supply rail and GND | | |
| 7 | 1.15-V HSSI (HS DMD) | VAD115_HSSI | ESD diode to supply rail and GND | | |
| 8 | 3.3-V LVCMOS I/O (8ma output drive - GPIO, etc.) | VDD33 | ESD diode to supply rail and GND | | |
| 9 | 3.3-V LVCMOS I/O (OSC) | VAD33_OSCA | ESD diode to GND | | |
| 10 | 3.3-V LVCMOS I/O (OSC) | VAD33_OSCA | ESD diode to supply rail and GND | | |
| 11 | 3.3-V USB (USB) | VAD33_USB | ESD diode and LBJT to GND | | |
| 12 | 3.3-V LVCMOS (USB) | VAD33_USB | ESD diode to supply rail and GND | | |
| 13 | 3.3-V OpenDrain (I2C) | VDD33 | ESD diode to supply rail and GND | | |
| 14 | 3.3-V LVCMOS I/O (OSC) | VAD33_OSCB | ESD diode to GND | | |
| 15 | 3.3-V LVCMOS I/O (OSC) | VAD33_OSCB | ESD diode to supply rail and GND | | |
| TYPE | | | | | |
| I Input | | | | | |
| 0 | Output | | | | |
| В | Bidirectional | | N/A | | |
| PWR | Power | | | | |
| RTN | Ground return | | | | |

Table 5-14. Internal Pullup and Pulldown Characteristics⁽¹⁾

| INTERNAL PULLUP AND PULLDOWN RESISTOR CHARACTERISTICS | CONDITIONS | MIN | MAX | UNIT |
|--|--|-----|-----|------|
| Weak pullup resistance | V _{IN} = 0.8 V, VDD33 = 3.3 V | 19 | 50 | kΩ |
| weak pullup resistance | V _{IN} = 2.0 V, VDD33 = 3.3 V | 12 | 39 | kΩ |

⁽¹⁾ An external 5.7-kΩ or less pullup or pulldown resistor (if needed) is sufficient for any voltage condition to correctly override any associated internal pullup or pulldown resistance.

Product Folder Links: DLPC6540

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted)(1)

| SUPPLY VOLTAGE ⁽²⁾ | | MIN | MAX | UNIT | |
|--|--------------------------------|------|--------------------|------|--|
| V _(VDD115) (Core) | V _(VDD115) (Core) | | | | |
| V _(VDD115_PLLMA) (Core) | | -0.3 | 1.6 | V | |
| V _(VDD115_PLLMB) (Core) | | -0.3 | 1.6 | V | |
| V _(VDD115_PLLS) (Core) | | -0.3 | 1.6 | V | |
| V _(VAD115_FPD) (Core) | | -0.3 | 1.6 | V | |
| V _(VAD115_VX1) (Core) | | -0.5 | 1.5 | V | |
| V _(VAD115_HSSI) (Core) | | -0.3 | 1.6 | V | |
| V _(VAD115_HSSI0_PLL) (Core) | | -0.3 | 1.6 | V | |
| V _(VAD115_HSSI1_PLL) (Core) | | -0.3 | 1.6 | V | |
| V _(VDD121_SCS) (Core) | | -0.4 | 1.6 | V | |
| V _(VAD18_PLLMA) (Core) | | -0.3 | 2.5 | V | |
| V _(VAD18_PLLMB) (Core) | | -0.3 | 2.5 | V | |
| V _(VAD18_VX1) (I/O) | | -0.5 | 2.5 | V | |
| V _(VDD18_SCS) (Core) | | -0.4 | 2.3 | V | |
| V _(VDD18_LVDS) (I/O) | | -0.3 | 2.5 | V | |
| V _(VDD33) (I/O) | | -0.3 | 3.9 | V | |
| V _(VAD33_OSCA) (I/O) | | -0.3 | 3.9 | V | |
| V _(VAD33_OSCB) (I/O) | | -0.3 | 3.9 | V | |
| V _(VDD33_FPD) (I/O) | | -0.3 | 3.9 | V | |
| V _(VAD33_USB) (I/O) | | -0.3 | 3.9 | V | |
| V _(VDD33_HSSI) (I/O) | | -0.3 | 3.9 | V | |
| GENERAL | | | | | |
| T _J | Operating junction temperature | 0 | 115 | °C | |
| T _C | Operating case temperature | 0 | 108 ⁽³⁾ | °C | |
| I _{lat} | Latch-up | -100 | 100 | mA | |
| T _{stg} | Storage temperature range | -40 | 125 | °C | |

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

| PARAMETER | PARAMETER | | | | |
|--------------------|-------------------------|---|--|-------|---|
| V _(ESD) | | Human body model (HBM), per ANSI-ESDA-JEDEC JS-001 ⁽¹⁾ | All pins (except Vx1_CM_CKREF0, 1, 2, 3) | ±1000 | |
| | | ANSI-ESDA-JEDEC JS-00 N | Vx1_CM_CKREF0, 1, 2, 3 | ±750 | |
| | Electrostatic discharge | Charged device model (CDM), per ANSI-ESDA-JEDEC JS-002 ⁽²⁾ | All pins (except Vx1_CM_CKREF0, 1, 2, 3) | ±500 | V |
| | | | Vx1 CM CKREF0, 1, 2, 3 | +500 | |
| | | | VX1_GIVI_GRREFU, 1, 2, 3 | -200 | |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values are with respect to GND.

⁽³⁾ Value calculated using package parameters defined in Section 6.4.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TOLERANCE | MIN | NOM | MAX | UNIT |
|---|--|---------------------------|-------|------|-------|------|
| V _(VDD115) (Core) | 1.15-V Power | ± 4.35% tolerance | 1.10 | 1.15 | 1.20 | V |
| V _(VDD115_PLLMA) (Core) | 1.15-V Digital Power - MCG-A PLL (Master Clock Generator) | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| V _(VDD115_PLLMB) (Core) | 1.15-V Digital Power - MCG-B PLL (Master Clock Generator) | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| V _(VDD115_PLLS) (Core) | 1.15-V Analog Power - SCG Doubler PLL | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| V _(VAD115_FPD) (Core) | 1.15-V Analog Power - FPD | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| V _(VAD115_VX1) (Core) | 1.15-V Analog Power - VX1 | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| V _(VAD115_HSSI) (Core) | 1.15-V Analog Power - HSSI | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| ΔV _(VAD115_HSSI) (Core) | pk-pkVAD115_HSSI supply noise @ 10 MHz (sine) | | | | 20 | mV |
| V _(VAD115_HSSI0_PLL) (Core) | 1.15-V Analog Power - HSSI0 PLL | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| ΔV _(VAD115_HSSI0_PLL) (Core) | pk- pkVAD115_HSSI0_P LL supply noise @ 10 MHz (sine) | | | | 20 | mV |
| V _(VAD115_HSSI1_PLL) (Core) | 1.15-V Analog Power - HSSI1 PLL | +4.35/-9.13% tolerance | 1.045 | 1.15 | 1.20 | V |
| ΔV _(VAD115_HSSI1_PLL) (Core) | pk- pkVAD115_HSSI1_P LL supply noise @ 10 MHz (sine) | | | | 20 | mV |
| V _(VDD121_SCS) (Core) | 1.21V Digital Power - SCS DRAM | +7.43/-4.95% tolerance | 1.15 | 1.21 | 1.30 | V |
| V _(VAD18_PLLMA) (Core) | 1.8-V Analog Power - MCG-A PLL (Master Clock Generator) | ±5.0% tolerance | 1.71 | 1.80 | 1.89 | V |
| V _(VAD18_PLLMB) (Core) | 1.8-V Analog Power - MCG-B PLL (Master Clock Generator) | ±5.0% tolerance | 1.71 | 1.80 | 1.89 | V |
| V _(VAD18_VX1) (I/O) | 1.8-V Analog Power - VX1 Interface | ±5.0% tolerance | 1.71 | 1.80 | 1.89 | V |
| V _(VDD18_SCS) (Core) | 1.8-V Digital Power - SCS DRAM | ±5.0% tolerance | 1.71 | 1.80 | 1.89 | V |
| V _(VDD18_LVDS) (I/O) | 1.8-V Analog Power - DMD LS Interface | ±5.0% tolerance | 1.71 | 1.80 | 1.89 | V |
| V _(VDD33) (I/O) | 3.3-V Digital Power - (All 3.3-V I/O without dedicated 3.3- V supply - e.g. GPIO) | ±5.0% tolerance | 3.135 | 3.3 | 3.465 | V |
| V _(VAD33_OSCA) (I/O) | 3.3-V Analog Power - Crystal-OSCA Interface | ±5.0% tolerance | 3.135 | 3.3 | 3.465 | V |

6.3 Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TOLERANCE | MIN | NOM | MAX | UNIT |
|----------------------------------|--|-----------------|-------|-----|-------|------|
| V _(VAD33_OSCB) (I/O) | 3.3-V Analog Power - Crystal-OSCB Interface | ±5.0% tolerance | 3.135 | 3.3 | 3.465 | V |
| V _(VDD33_FPD) (I/O) | 3.3-V Digital Power - FPD interface | ±5.0% tolerance | 3.135 | 3.3 | 3.465 | V |
| V _(VAD33_USB) (I/O) | 3.3-V Analog Power - USB Interface | ±5.0% tolerance | 3.135 | 3.3 | 3.465 | V |
| V _(VDD33_HSSI) (I/O) | 3.3-V Digital Power - DMD HSSI Interface | ±5.0% tolerance | 3.135 | 3.3 | 3.465 | V |
| ΔV _(VDD33_HSSI) (I/O) | pk-pkVDD33_HSSI supply noise @ 10 MHz (sine) | | | | 60 | mV |
| GENERAL | · | | | | | |
| ТЈ | Operating junction temperature | | 0 | | 115 | °C |
| T _C | Operating case temperature | | 0 | | 108 | °C |
| T _A | Operating ambient temperature (1) (2) | | 0 | | 55 | °C |

⁽¹⁾ The operating ambient temperature range values were determined based on the board design parameters described in Section 9.1.1, rather than using a JEDEC JESD51 standard test card and environment, along with min and max estimated power dissipation across process, voltage, and temperature. Ambient thermal conditions, which impact R_{0JA}, vary by application. Thus, maximum operating ambient temperature varies by application.

a.
$$T_{a_min} = T_{j_min} - (P_{d_min} \times R_{\theta JA}) = 0^{\circ}C - (host_min_valueW \times host_value^{\circ}C/W) = -host_calculated_value^{\circ}C/W$$

range across ambient temperature conditions.

b. $T_{a_{max}} = T_{j_{max}} - (P_{d_{max}} \times R_{\theta JA}) = +115^{\circ}C - (host_{max}_valueW \times host_value^{\circ}C/W) = +host_{calculated}_value^{\circ}C$ Operating ambient temperature is dependent on system thermal design. Operating case temperature cannot exceed its specified



6.4 Thermal Information

| | | | ZDC | |
|--------------------------------|---|--|---|------|
| THERMA | L METRIC (1) | TEST CONDITIONS (2) | P-HBGA676 | UNIT |
| | | | 676 PINS (576 Populated) | |
| R _{eJA} | Junction-to-air thermal resistance ⁽³⁾ | 0 m/s of forced airflow, without heat-sink 1 m/s of forced airflow, without heat-sink 2 m/s of forced airflow, without heat-sink 1 m/s of forced airflow, with heat-sink, 7 W 2 m/s of forced airflow, with heat-sink, 7 W 1 m/s of forced airflow, with heat-sink, 15 W 2 m/s of forced airflow, with heat-sink, 15 W | 7.4 6.3 6.0 5.3 4.8 4.0 3.5 | °C/W |
| R _{JC} | Junction-to-case thermal resistance ⁽⁴⁾ | 2 m/s of forced aimon, with heat sink, 10 W | 2.7 | °C/W |
| R _{JB} | Junction-to-board thermal resistance ⁽⁴⁾ | | 3.5 | °C/W |
| Ψ _{JT} ⁽⁵⁾ | Temperature variance from junction to package top center temperature, per unit power dissipation. | 0 m/s of forced airflow, without heat-sink 1 m/s of forced airflow, without heat-sink 2 m/s of forced airflow, without heat-sink | 0.6 0.6 0.6 | °C/W |
| P _{MAX} | Package - Maximum Power ⁽³⁾ (6) | 0 m/s of forced airflow, without heat-sink 1 m/s of forced airflow, without heat-sink 2 m/s of forced airflow, without heat-sink | 8.10 9.52 10.00 | W |

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) These test conditions also included a PCB sized at 101.3mm x 152.4mm incorporating the recommended PCB thermal enhancements specified in Section 9.1.1. In addition, airflow is parallel to the board surface directed at the device.
- (3) See Table 6-1 for thermal parameters based on the example heat-sinks listed below
 - a. Heatsink-7 W: S1525-7W, Size = 25 mm x 25 mm x 7 mm, Pins = 7 x7 = 49 (Vendor: Alpha, Type S Series)
 - b. Heatsink-15 W: S1530-15W, Size = 30 mm x 3 0mm x 15 mm, Pins = 8 x 8 = 64 (Vendor: Alpha, Type S Series)
- (4) Due to the complex internal construction of the DLPC6540 controller, the R_{JC} and R_{JB} thermal coefficients do not always produce an accurate junction temperature estimate. A limited set of comparison scenario data shows that the R_{JC} and R_{JB} modeled junction temperature can have a +9% to -2% error vs the actual temperature. The amount of this error varies with the use and size of an external heat sink as well as the amount of external air flow. Validate all thermal estimates based on R_{JC} and R_{JB} with an actual temperature measurement at the top-center of the package plus the delta-temp defined by ψ_{JT}.
- (5) Example: Using the power we expect of 11.31 W 11.31 W * 0.6 °C/W = 6.786 °C = > * T_{C-max} = 115 °C * C = 108 °C
- (6) $P_{MAX} = (T_{J-max} T_{A-max}) / R_{\theta JA}$

Table 6-1. Thermal Examples using Two Different Heat-sinks

| | | | ZDC | |
|----------------|------------------------------------|--|----------------------------------|------|
| THER | MAL METRIC (1) | TEST CONDITIONS | P-HBGA676 | UNIT |
| | | | 676 PINS (576 Populated) | |
| Rθ | Junction-to-air thermal resistance | 1 m/s of forced airflow, with heat-sink, 7 W 2 m/s of forced airflow, with heat-sink, 7 W 1 m/s of forced airflow, with heat-sink, 15 W 2 m/s of forced airflow, with heat-sink, 15 W | 5.3 4.8 4.0 3.5 | °C/W |
| P _M | AX Package - Maximum Power | 1 m/s of forced airflow, with heat-sink, 7 W 2 m/s of forced airflow, with heat-sink, 7 W 1 m/s of forced airflow, with heat-sink, 15 W 2 m/s of forced airflow, with heat-sink, 15 W | 11.32 12.50 15.00 17.14 | W |

(1) This table show examples of what is achievable based on the two example heat-sinks.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.5 Power Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

| PAR | AMETER | TEST CONDITIONS | MIN | TYP | MAX ⁽¹⁾ | UNIT |
|---|---|---|-----|-----|--------------------|------|
| V _(VDD115) | 1.15-V Power | Maximum current at VDD115 = 1.2 V | | | 5640 | mA |
| V _(VDD115_PLLMA) (Core) | 1.15-V Digital Power MCG-A PLL (Master Clock Generator) | Maximum current at VDD115_PLLMA = 1.2 V | | | 6 | mA |
| V _(VDD115_PLLMB) (Core) | 1.15-V Digital Power MCG-B PLL (Master Clock Generator) | Maximum current at VDD115_PLLMB = 1.2 V | | | 6 | mA |
| V _(VDD115_PLLS) (Core) | 1.15-V Analog Power SCG Doubler PLL | Maximum current at VDD115_PLLS = 1.2 V | | | 3 | mA |
| V _(VAD115_FPD) (Core) ⁽²⁾ | 1.15-V Analog Power FPD | Maximum current at VAD115_FPD = 1.2 V Ports A and B Active, Port C inactive | | | 99 | mA |
| V _(VAD115_VX1) (Core) ⁽²⁾ | 1.15-V Analog Power VX1 | Maximum current at VAD115_VX1 = 1.2 V 8 Lanes, with total BW = 3.0Gbps) | | | 400 | mA |
| V _(VAD115_HSSI) (Core) | 1.15-V Digital Power HSSI | Maximum current at VDD115_HSSI = 1.2 V Both ports active | | | 462 | mA |
| V _(VAD115_HSSI0_PLL) (Core) | 1.15-V Digital Power HSSI0 PLL | Maximum current at VDD115_HSSI0_PLL = 1.2 V Both ports active | | | 1 | mA |
| V _(VAD115_HSSI1_PLL) (Core) | 1.15-V Digital Power HSSI1 PLL | Maximum current at VDD115_HSSI1_PLL = 1.2 V Both ports active | | | 1 | mA |
| V _(VDD121_SCS) (Core) | 1.21V Digital Power SCS DRAM | Maximum current at VDD121_SCS = 1.30 V | | | 334 | mA |
| V _(VAD18_PLLMA) (Core) | 1.8-V Analog Power MCG-A PLL (Master Clock Generator) | Maximum current at VAD18_PLLMA = 1.89 V | | | 10 | mA |
| V _(VAD18_PLLMB) (Core) | 1.8-V Analog Power MCG-B PLL (Master Clock Generator) | Maximum current at VAD18_PLLMB = 1.89 V | | | 10 | mA |
| V _(VAD18_VX1) (I/O) ⁽²⁾ | 1.8-V Analog Power VX1 Interface | Maximum current at VAD18_VX1 = 1.89 V 8 Lanes, with total BW = 3.0Gbps | | | 41 | mA |
| V _(VDD18_SCS) (Core) | 1.8-V Digital Power SCS DRAM | Maximum current at VDD18_SCS = 1.89 V | | | 327 | mA |
| V _(VDD18_LVDS) (I/O) | 1.8-V Analog Power DMD LS Interface | Maximum current at VDD18_LVDS = 1.89 V | | | 31 | mA |
| V _(VDD33) (I/O) | 3.3-V Digital Power - (All 3.3-V I/O without dedicated 3.3-V supply - e.g. GPIO) | Maximum current at VDD33 = 3.3456 V | | | 28 | mA |
| V _(VAD33_OSCA) (I/O) | 3.3-V Analog Power Crystal/OSCA Interface | Maximum current at VDD33_OSCA = 3.3456 V | | | 5 | mA |
| V _(VAD33_OSCB) (I/O) | 3.3-V Analog Power Crystal-OSCB Interface | Maximum current at VDD33_OSCB =3.3456 V | | | 5 | mA |
| V _(VDD33_FPD) (I/O) ⁽²⁾ | 3.3-V Digital Power FPD interface | Maximum current at VDD33_FPD = 3.3456 V Ports A and B Active, Port C inactive | | | 102 | mA |
| V _(VAD33_USB) (I/O) | 3.3-V Analog Power USB Interface | Maximum current at VDD33_USB =3.3456 V | | | 78 | mA |
| | 1 | | | | | |



Over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX ⁽¹⁾ | UNIT |
|---|---|-----|-----|--------------------|------|
| V _(VDD33_HSSI) (I/O) 3.3-V Digital Power DMD HSSI Interface | Maximum current at VDD33_HSSI = 3.3456 V Both ports active, with total BW = 3.0Gbps | | | 194 | mA |

- (1) Vendor estimate for worst case power PVT condition = corner process, high voltage, high temperature (115°C junction).
- (2) The V-by-One interface and FPD-Link receivers are never intended to be simultaneously enabled . Always disable one of these interfaces.

6.6 Pin Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| PARAM | METER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|--|-----------------|--------------------|-----|-----------------|------|
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | 1.05 | | | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | N/A | | | |
| | | 3.3 V LVCMOS (I/O type 6 - FPD) | | 0.8 × VDD33_FPD | | | |
| , Higl | High-level input | 3.3 V LVCMOS (I/O type 6 - PP) | | 2.0 | | | V |
| V _{IH} | threshold voltage | 3.3 V LVCMOS (I/O type 8 - GPIO) | | 2.0 | | | V |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | 2.0 | | | |
| | 3.3 V LVCMOS (I/O type 10 - OSCB) | | 2.0 | | | | |
| | 3.3 V OpenDrain (I/O type 13 - I2C) | | 0.7 × VDD33 | | | | |
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | | | 0.6 | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | | | N/A | |
| | | 3.3 V LVCMOS (I/O type 6 - FPD) | | | | 0.2 × VDD33_FPD | |
| V | Low-level input | 3.3 V LVCMOS (I/O type 6 - PP) | | | | 0.8 | V |
| VIL | V _{IL} threshold voltage | 3.3 V LVCMOS (I/O type 8 - GPIO) | | | | 0.8 | V |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | | | 0.8 | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | | | | 0.8 | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | | | | 0.3 × VDD33 | |

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.6 Pin Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| PARAN | METER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|----------------------------|--|------------------------------|-------------|-----|-----|------|
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | V _{IN} = VAD18_LSIF | -10 | | 10 | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | N/A | | N/A | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | -10 | | 10 | |
| I _{IH} | High-level input current | 3.3 V LVCMOS (I/O type 8 - GPIO) | V _{IN} = VDD33 | -10 | | 10 | μA |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | V _{IN} = VDD33 | -10 | | 10 | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | V _{IN} = VDD33 | -10 | | 10 | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | | -10 | | 10 | |
| | Low-level input current | 1.8 V LVCMOS (I/O type 3 - LS DMD) | V _{IN} = VSS | -10 | | 10 | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | N/A | | N/A | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | -10 | | 10 | |
| I _{IL} | | 3.3 V LVCMOS (I/O type 8 - GPIO) | V _{IN} = VSS | -10 | | 10 | μA |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | V _{IN} = VSS | -10 | | 10 | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | V _{IN} = VSS | -10 | | 10 | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | | -10 | | 10 | |
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | VDD18 - 0.6 | | | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | N/A | | | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | N/A | | | |
| V_{OH} | High-level output voltage | 3.3 V LVCMOS (I/O type 8 - GPIO) | I _{OH} = 8 mA | VDD33 - 0.6 | | | V |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | N/A | | | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | | N/A | | | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | | N/A | | | |



6.6 Pin Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| PARAMI | ETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--|--|---------------------------------|-----|-----|-----|------|
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | | | 0.4 | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | I _{OL} = 8 mA | | | 0.4 | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | | | N/A | |
| V_{OL} | Low-level output voltage | 3.3 V LVCMOS (I/O type 8 - GPIO) | I _{OL} = 8 mA | | | 0.4 | V |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | | | N/A | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | | | | N/A | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | 3-mA sink | | | 0.4 | |
| | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | N/A | | | | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | N/A | | | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | N/A | | | |
| I _{OH} | High-level output current | 3.3 V LVCMOS (I/O type 8 - GPIO) | V _{OH} = VDD33 - 0.6 V | 8 | | | mA |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | N/A | | N/A | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | | N/A | | N/A | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | | N/A | | | |
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | N/A | | | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | V _{OL} = 0.4 V | 8 | | | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | | | N/A | |
| I _{OL} | Low-level output current | 3.3 V LVCMOS (I/O type 8 - GPIO) | V _{OL} = 0.4 V | 8 | | | mA |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | N/A | | N/A | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | | N/A | | N/A | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | V _{OL} = 0.6 V | 6 | | - | |

6.6 Pin Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| PARAM | IETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--------------------------------|--|-----------------|-----|-----|-----|------|
| | | 1.8 V LVCMOS (I/O type 3 - LS DMD) | | N/A | | | |
| | | 3.3 V OpenDrain (I/O type 4 - VX1) | | -10 | | 10 | |
| | | 3.3 V LVCMOS (I/O type 6 - PP) | | -10 | | 10 | |
| I _{OZ} | High-impedance leakage current | 3.3 V LVCMOS (I/O type 8 - GPIO) | VOUT = VDD33 | -10 | | 10 | μА |
| | | 3.3 V LVCMOS (I/O type 9 - OSCA) | | N/A | | N/A | |
| | | 3.3 V LVCMOS (I/O type 10 - OSCB) | | N/A | | N/A | |
| | | 3.3 V OpenDrain (I/O type 13 - I2C) | | N/A | | N/A | |

⁽¹⁾ The number inside each parenthesis for the I/O refers to the type defined in Table 5-13.

6.7 DMD HSSI Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

| PARAMETE | ER . | | MIN | NOM | MAX | UNIT |
|---------------------|--|-------|-----|-----|--|-------|
| V | Output Peak-to-Peak Differential (1) | Data | 400 | - | 1000 | mVppd |
| V_{DIFF} | (into floating load $R_{LOAD} = 100 \Omega$) | Clock | 590 | | 1000 | mVppd |
| V _{CM} | Output common mode (into floating load R_{LOAD} = 100 Ω) | | 200 | | 700 | mV |
| IVI | Output differential voltage ⁽¹⁾ | Data | 200 | | 500 | mV |
| V _{OD} | (into floating load $R_{LOAD} = 100 \Omega$) | Clock | 295 | | 500 | mV |
| R _{DIFF} | Differential termination resistance | | 80 | 100 | 120 | Ω |
| R _{TERM} | Single-ended termination resistance | | 40 | 50 | 60 | Ω |
| SDD22 | Differential output return loss (100 MHz to 0.75 × Baud) | | | | -8 | dB |
| SCC22 | Common mode return loss (100 MHz to 0.75 × Baud) | | | | -6 | dB |
| N _{CM} | Transmitter common mode noise | | | | (7.5% × V _{DIFF}) + 25 mV | mVppd |
| DJ _{DATA} | Deterministic jitter data (non-DCD) | | | | 0.20 | UI pp |
| DJ _{CLOCK} | Deterministic jitter clock (non-DCD) | | | | 0.16 | UI pp |
| DCD | Duty cycle distortion | | | | 0.05 | UI pp |
| TJ | Total jitter (random + DJ) | | | | 0.30 | UI pp |

(1) $V_{DIFF-pp} = (Vp - Vn)cycle_N - (Vp - Vn)cycle_N+1 = 2 \times |V_{OD}|$ See Figure 6-1.




Figure 6-1. HSSI Differential Voltage Parameters

6.8 DMD Low-Speed LVDS Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | | MIN | NOM | MAX | UNIT |
|--------------------------------------|--|-------------------------|------|------|------|-------|
| V_{DIFF} | Output peak-to-peak differential (into $R_{LOAD} = 100 \Omega$) | VAD18_LSIF (I/O type 2) | 340 | | 600 | mVppd |
| V _{CM} | Steady-state common mode voltage | VAD18_LSIF (I/O type 2) | 1100 | 1200 | 1300 | mV |
| V _{OD} ⁽¹⁾ | Differential output voltage (into $R_{LOAD} = 100 \Omega$) | VAD18_LSIF (I/O type 2) | 170 | | 300 | mV |
| V _{OD} (Δ) ⁽²⁾ | V _{OD} change (between logic states) | VAD18_LSIF (I/O type 2) | | | 25 | mV |
| V _{CM} (Δ) | V _{CM} change (between logic states) | VAD18_LSIF (I/O type 2) | | | 25 | mV |
| V _{OH} | Single-ended output voltage high (3) | VAD18_LSIF (I/O type 2) | | - | 1450 | mV |
| V _{OL} | Single-ended output voltage low (3) | VAD18_LSIF (I/O type 2) | 950 | | | mV |
| Tx _{term} | Internal differential termination | | 85 | 100 | 115 | Ω |

- (1) V_{DIFF}-pp = (Vp Vn)cycle_N (Vp Vn)cycle_N+1 = 2 × |V_{OD}| See Figure 6-2
- (2) $|V_{OD}(\Delta)| = ||V_{OD}| | |V_{OD}| | |$
- (3) $V_{OH} = 1300 + 300/2 = 1450; V_{OL} = 1100 300/2 = 950$




Figure 6-2. DMD Low-Speed Differential Voltage Parameters

6.9 V-by-One Interface Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER ⁽¹⁾ | | MIN | NOM | MAX | UNIT | |
|--------------------------|-----------------------------------|------------------------|-----|-----|------|-------|
| V _{DIFF} | Input peak-to-peak differential | VAD18_VX1 (I/O type 1) | 100 | | | mVppd |
| V _{ID} | Differential input voltage | VAD18_VX1 (I/O type 1) | 50 | | | mV |
| Rx _{term} | Internal differential termination | VAD18_VX1 (I/O type 1) | 80 | 100 | 120 | Ω |

(1) See the V-by-One interface standard for more information

6.10 USB Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

| PARAMETE | ER ⁽¹⁾ (2) | | MIN | NOM | MAX | UNIT |
|---------------------|---|--------------------------------|-------|-----|----------|------|
| Low-Speed | and Full Speed (Input Level) | | | ' | ' | • |
| V _{IH} | Single-ended input voltage high (driven) | | 2.0 | | | V |
| V_{IHZ} | Single-ended input voltage high (floating) | | 2.7 | | 3.6 | V |
| V _{IL} | Single-ended input voltage low | | | | 8.0 | V |
| V _{DI} | Differential input sensitivity | (DP) - (DM) | 0.2 | | | V |
| V _{CM} | Differential common mode voltage | Includes V _{DI} range | 0.8 | | 2.5 | V |
| Low-Speed | and Full Speed (Output Level) | | · | | | |
| V _{OL} | Low-level output voltage | with 1.425 KΩ pullup to 3.6 V | 0.0 | | 0.3 | V |
| V _{OH} | High-level output voltage | with 14.25 KΩ pulldown | 2.8 | | 3.6 | V |
| V _{CRS} | Output signal crossover voltage | | 1.3 | | 2.0 | V |
| High-Speed | l (Input Level) | | | | | |
| V_{HSSQ} | High-speed squelch detection threshold (differential signal amplitude) | | 100 | | 150 | mV |
| V _{HSDSC} | High-speed disconnect detection threshold (differential signal amplitude) | | 525 | | 626 | mV |
| V _{HSCM} | High-speed data signal common mode voltage | | -50 | | 500 | mV |
| High-Speed | l (Output Level) | | | | | |
| V_{HSOI} | High-speed idle level | | -10.0 | | 10.0 | mV |
| V_{HSOH} | High-speed data signal - high | | 360 | | 440 | mV |
| V_{HSOL} | High-speed data signal - low | | -10.0 | | 10.0 | mV |
| V _{CHIRPJ} | High-speed chirp J level (differential voltage) | | 700 | | 1100 | mV |
| V _{CHIRPK} | High-speed chirp K level (differential voltage) | | -900 | | -500 | mV |
| Terminatio | n | | ' | | | • |
| R _{PU} | Bus pullup resistor | | 1.425 | | 1.575 | ΚΩ |
| R _{PD} | Bus pulldown resistor | | 14.25 | | 15.75 | ΚΩ |



6.10 USB Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER ⁽¹⁾ (2) | | MIN | NOM | MAX | UNIT |
|------------------------------|------------------------------------|------|-----|------|------|
| Z _{HSDRV} | High-speed driver output impedance | 40.5 | | 49.5 | Ω |

- (1) Referenced to VAD33 USB (I/O type 11)
- (2) When used as a master as part of USB OTG, the DLPC6540 requires an external USB switch to provide the USB 5-V power. The example shown in Figure 6-3 uses a TI TPS2500/2501 device. The example figure does not describe the required ancillary components (such as resistors and capacitors). For this information, refer to the USB switch logic data sheet for the selected device. The external USB switch is not required for product configurations that support USB slave mode only.




Figure 6-3. External USB Switch Example for DLPC6540 Controller as USB OTG Master

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.11 System Oscillator Timing Requirements

| PARAMETER | | | MIN | NOM | MAX | UNIT |
|--------------------|--|--|---------|---------|---------|------|
| $f_{ m clock}$ | Clock frequency, REFCLKA ⁽¹⁾ (2) | PLLA: 40 MHz | 39.9960 | 40.000 | 40.0040 | MHz |
| t _c | Cycle time, REFCLKA ⁽¹⁾ | PLLA: 40 MHz | 24.9975 | 25.000 | 25.0025 | ns |
| t _{w(H)} | Pulse duration ⁽³⁾ , REFCLKA, high | PLLA: 40 MHz 50% to 50% reference points (signal) | 11.25 | | | ns |
| t _{w(L)} | Pulse duration ⁽³⁾ , REFCLKA, low | PLLA: 40 MHz 50% to 50% reference points (signal) | 11.25 | | | ns |
| t _t | Transition time ⁽³⁾ , REFCLKA, $t_t = t_f / t_r$ | PLLA: 40 MHz 20% to 80% reference points (signal) | | | 2.5 | ns |
| t _{jp} | Long term periodic jitter ⁽³⁾ , REFCLKA (that is the deviation in period from ideal period due solely to high frequency jitter) | PLLA: 40 MHz | | | 18 | ps |
| f _{clock} | Clock frequency, REFCLKB ⁽¹⁾ | PLLB: 38 MHz | 37.9962 | 38.000 | 38.0038 | MHz |
| t _c | Cycle time, REFCLKB ⁽¹⁾ | PLLB: 38 MHz | 26.3132 | 26.3157 | 26.3184 | ns |
| t _{w(H)} | Pulse duration ⁽³⁾ , REFCLKB, high | PLLB: 38 MHz 50% to 50% reference points (signal) | 11.84 | | | ns |
| t _{w(L)} | Pulse duration ⁽³⁾ , REFCLKB, low | PLLB: 38 MHz 50% to 50% reference points (signal) | 11.84 | | | ns |
| t _t | Transition time ⁽³⁾ , REFCLKB, $t_t = t_f / t_r$ | PLLB: 38 MHz 20% to 80% reference points (signal) | | | 2.63 | ns |
| t _{jp} | Long term periodic jitter ⁽³⁾ , REFCLKB (that is the deviation in period from ideal period due solely to high frequency jitter) | PLLB: 38 MHz | | | 18 | ps |

- (1) The REFCLK inputs do not support spread spectrum clock spreading.
- (2) Multi-controller systems require that a single oscillator be used to drive the REFCLKA input for all controllers in the system.
- (3) Applies only when driven through an external digital oscillator. This is a 1-sigma RMS value.




Figure 6-4. System Oscillators



6.12 Power Supply and Reset Timing Requirements

| PARAMETER | | | MIN | MAX | UNIT |
|------------------------------|--|--|--------------------|----------|------|
| t _{RAMP-UP} | Power supply ramp-up time. (1) Figure 6-5 | Power supply ramp for <i>each</i> supply Ramp-up time: TOV × 10% to TOV × 90% TOV = Typical Operational Voltage | 0.01 | 10 | ms |
| t _{ramp-up-total} | Total power supply ramp-up time. ⁽¹⁾ | Total time within which the 1.15-V, 1.8-V, 1.21-V, and 3.3-V supplies must complete their ramp-up from the start of the 1.15-V ramp-up. Ramp-up time: TOV × 10% to TOV × 90% TOV = Typical Operational Voltage | | 100 | ms |
| t _{RAMP-DOWN} | Power supply ramp-down time. (1) Figure 6-5 Figure 6-6 | Power supply ramp for <i>each</i> supply Ramp-down time: TOV × 90% to TOV × 10% TOV = Typical Operational Voltage | 0 | 100 | ms |
| t _{RAMP-DOWN-TOTAL} | Total power supply ramp-down time. ⁽¹⁾ | Total time within which the 1.15-V, 1.8-V, 1.21-V, and 3.3-V supplies must complete their rampdown from the start of the 3.3-V ramp-up. Ramp-down time: TOV × 90% to TOV × 10% TOV = Typical Operational Voltage | | 100 | ms |
| t _{RUSD18} | 1.8-V Supply Ramp-up Start Delay ⁽²⁾ Figure 6-6 | Delay from 1.15-V supply ramp start to 1.8-V supply ramp start. | See (3) | | ms |
| t _{RUSD33} | 3.3-V Supply Ramp-up Start Delay ⁽²⁾ Figure 6-6 | Delay from 1.15-V supply ramp start to 3.3-V supply ramp start | 10 | 50 | ms |
| t _{RUSD12} | 1.21-V Supply Ramp-up Start Delay ⁽²⁾ Figure 6-6 | Delay from 1.8-V supply ramp start to 1.21-V supply ramp start. | See (4) | | ms |
| t _{RDSD18} | 1.8-V Supply Ramp-down Start Delay ⁽²⁾ Figure 6-6 | Delay from 1.21-V supply ramp start to 1.8-V supply ramp start. | See (5) | | ms |
| t _{RDSD115} | 1.15-V Supply Ramp-down Start Delay ⁽²⁾ Figure 6-6 | Delay from 3.3-V supply ramp start to 1.15-V supply ramp start. | See ⁽⁸⁾ | | |
| t _{EW} | Early Warning Time Figure 6-8 | PWRGOOD goes inactive low (as an early warning) prior to any power supply voltage going below the controller specification | 500 | | μs |
| t _{PH} | Power Hold Time Figure 6-8 | POSENSE remains active after PWRGOOD is disabled | 500 ⁽⁹⁾ | | μs |
| t _{w1} | Pulse duration, in-active low, PWRGOOD Figure 6-7 | PWRGOOD inactive time while POSENSE is active 50% to 50% reference points (signal) | 4 | 1000 (6) | μs |
| t _{t1} | Transition time, PWRGOOD $t_{t1} = t_{f1}$ and t_{r1} Figure 6-7 | Rise and Fall time for PWRGOOD 20% to 80% reference points (signal) | | 625 | μs |
| t _{w2} | Pulse duration, in-active low, POSENSE Figure 6-8 | POSENCE inactive time while PWRGOOD is inactive 50% to 50% reference points (signal) | 100 | | ms |
| t _{t2} | Transition time, POSENSE $t_{t1} = t_{f1}$ and t_{r1} Figure 6-8 | Rise and Fall time for POSENSE ⁽⁷⁾ 20% to 80% reference points (signal) | | 25 | μs |
| t _{PSD} | PWRGOOD Start Delay Figure 6-7 | Time after rising edge of POSENSE before PWRGOOD effects DLPC6540 operation | 51.5 | 60 | ms |
| t _{PROJ_ON} | PROJ_ON fall time delay to PWRGOOD Figure 6-8 | Fall Delay PROJ_ON 80% to PWRGOOD 80% fall time start | 10 | | ms |
| t _{REFCLKA} | Time to stable REFCLKA Figure 6-7 | Time to stable REFLCKA before POSENSE | See (10) | | |

⁽¹⁾ It is assumed that all 1.15-V supplies come from the same source, although some can have additional filtering before entering the DLPC6540. As such, it is expected these supplies to ramp together (aside from differences caused by filtering). This same expectation is true for the 1.21-V, 1.8-V, and 3.3-V supplies.

⁽²⁾ The DLPC6540 has specific power supply sequencing requirements, listed below, that include the timings specified in this table.

a. Power Up Order:

- i. 1.15-V (Core, Analog) » 1.8-V (I/O, SCS) » 1.21-V (SCS)
- ii. 1.15-V (Core, Analog) » 3.3-V (I/O
- b. Power Down Order:
 - i. 3.3-V (I/O) » 1.15-V (Core, Analog)
 - ii. 1.21-V (SCS) » 1.8-V (I/O, SCS) » 1.15-V (Core, Analog)
- (3) This delay requirement parameter is defined as the time between two events. The first event is the point where the 1.15-V power supply ramp-up is started, and the second event is when the 1.15-V supply ramp-up reaches 80% of TOV (at which point the 1.8-V supply can start its ramp-up). Because the occurrence of the second event depends on the specific design of the 1.15-V power supply, the designer must determine the specific delay time.
- (4) This delay requirement parameter is defined as the time between two events. The first event is the point where the 1.8-V power supply ramp-up is started, and the second event is when the 1.8-V supply ramp-up reaches 80% of TOV (at which point the 1.21-V supply can start its ramp-up). Because the occurrence of the second event depends on the specific design of the 1.8-V power supply, the designer must determine the specific delay time.
- (5) This delay requirement parameter is defined as the time between two events. The first event is the point where the 1.21-V power supply ramp-down is started, and the second event is when the 1.21-V supply ramp-down reaches 20% of TOV (at which point the 1.8-V supply can start its ramp-down). Because the occurrence of the second event depends on the specific design of the 1.21-V power supply, the designer must determine the specific delay time. The intent of this delay time is to guarantee that the voltage level of the 1.8-V supply never falls lower than the voltage level of the 1.21-V supply during the ramp-down until the 1.2-V supply is below 300 mV.
- (6) This max value is only applicable if the 1.8-V power remains ON while PWRGOOD is inactive. Otherwise, there is no maximum limit.
- (7) As long as noise on this signal is below the hysteresis threshold
- (8) This delay requirement parameter is defined as the time between two events. The first event is the point where the 3.3-V power supply ramp-down is started, and the second event is when the 3.3-V supply ramp-down and 1.8-V supply ramp down reaches 10% of TOV (at which point the 1.15-V supply can start its ramp-down). Because the occurrence of the second event depends on the specific design of the 3.3-V and 1.8-V power supply, the designer must determine the specific delay time.
- (9) If PROJ ON is used for power down then Power Hold Time (t_{PH}) is not required.
- (10) This delay requirement parameter is defined by design of RECLKA oscillator. Stable clock must be provided before releasing POSENSE.





Figure 6-5. Power Supply Ramp Time





Note 1: No power up or power down timing dependency between 1.8V and 3.3V Note 2: No power up or power down timing dependency between 1.21V and 3.3V

Figure 6-6. Power Supply Ramp Sequencing Profiles




Figure 6-7. Power Up Timing




Figure 6-8. Power Down Timing—Normal



PROJ_ON





Figure 6-9. Power Down Timing—Fault

6.13 DMD HSSI Timing Requirements

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | | MIN | NOM | MAX | UNIT |
|----------------------|--|-----------------------|-------|--------|---------|------|
| Baud | Baud Rate | | 2.4 | | 3.2 | Gbps |
| UI | Unit Interval, 1/Baud | | 312.5 | | 416.7 | ps |
| + | Differential output rise time (1) (2) | Data | 50 | | 115 | ps |
| t _R | (0% to 100% of minimum eye mask height) | Clock | 50 | | 135 | ps |
| + | Differential output fall time ⁽¹⁾ (2) (0% to 100% of minimum eye mask height) | Data | 50 | | 115 | ps |
| ι _Ε | | Clock | 50 | | 135 | ps |
| t _{X1} | Maximum eye closure ⁽³⁾ | at zero crossing | | | 0.15 | UI |
| t _{X2} | Maximum eye closure ⁽³⁾ | at minimum eye height | | | 0.375 | UI |
| t _{EYE} | Differential Data Eye ⁽³⁾ | | 0.7 | | | UI |
| t _{skln2ln} | Lane to lane skew within a macro ⁽²⁾ | | | | 200 | ps |
| t _{skM2M} | Lane to lane skew macro to macro ⁽²⁾ | | | | 4UI+200 | ps |
| f _{SSCD} | Spread Spectrum (down spreading only) (4) | When SSCD Enabled | | | 1 | % |
| f _{MOD} | Modulation Frequency (4) | When SSCD Enabled | | 78.125 | | KHz |

- (1) Rise and fall times are associated with V_{DIFF} -pp as shown in Figure 6-10.
- (2) Measured with an interconnect with an insertion loss of 3dB at 1.6 GHz
- (3) See Figure 6-11
- (4) When SSCD is enabled, the available modulation waveform is: Triangular



 $\ensuremath{V_{\text{CM}}}$ is removed when signals are viewed differentially.

Figure 6-10. HSSI Differential Timing Parameters







Figure 6-11. HSSI Eye Characteristics

6.14 DMD Low-Speed LVDS Timing Requirements

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | MIN | NOM | MAX | UNIT |
|-------------------------------|--|---------|-----|---------|------|
| fclock | | 119.966 | 120 | 120.034 | MHz |
| t _R ⁽¹⁾ | Differential output rise time (10% to 90%) | | | 250 | ps |
| t _F ⁽¹⁾ | Differential output fall time (10% to 90%) | | | 250 | ps |
| DCD | Duty Cycle Distortion | 45 | | 55 | % |

(1) Rise and Fall times are associated with V_{DIFF}-pp as shown in Figure 6-12



V_{CM} is removed when signals are viewed differentially

Figure 6-12. DMD Low-Speed Differential Timing Parameters

6.15 V-by-One Interface General Timing Requirements

| PARAMETER ⁽¹⁾ | | MIN | MAX | UNIT |
|--------------------------|------------------------|--|------------------|------|
| f _{clock} | Source clock frequency | 40 (1 lane) 20 (1 lane with Pixel Repeat) ⁽²⁾ | 600 (8 lanes) | MHz |

www.ti.com

6.15 V-by-One Interface General Timing Requirements (continued)

| PARAMETER | (1) | | MIN | MAX | UNIT |
|--------------------------|---------------------------------------|---|--|----------------------|----------------|
| f _{link-ck} | Link clock frequency per lane (3) | 8 lanes 4 lanes 2 lanes 1 lane | 43 43 43 43 (21.5 with Pixel Repeat) | 75 85 85 85 | MHz |
| f _{link} | Link transfer rate (3) | 3-Byte Mode 4-Byte Mode 5-Byte Mode | 2 2 2.15 | 2.55 3.0 3.0 | Gbps |
| t _{RBIT} | Unit interval | 3-Byte Mode 4-Byte Mode 5-Byte Mode | 392 294 294 | 500 500 500 | ps ps ps |
| t _A | Jitter Margin | | 0.25 | | UI |
| t _B | Rise / Fall Time | | 0.05 | | UI |
| t _{EYE} | Differential Data Eye | | 0.5 | | UI |
| t _{skew_intra} | Allowable intra-pair skew | | | 0.3 | UI |
| t _{skew_inter} | Allowable Inter-pair Skew | | | 5 | UI |
| fo _{skew_inter} | Allowable inter-pair frequency offset | | -300 | 300 | ppm |
| Tj | Total jitter | | _ | 0.5 | UI |
| R _j | Random jitter | 10^12 UI | - | 0.2 | UI |
| D _j _ISI | Deterministic jitter (ISI) | | - | 0.2 | UI |
| Sj | Sinusoidal jitter | | - | 0.1 | UI |

- V-by-One high-speed technology supports 1, 2, 4, or 8 lane operation, in addition to 3-byte, 4-byte, and 5-byte transfer modes.
- Pixel repeat is a method used to support slower clock rate sources, whereby, the source come at twice the original clock rate, with each data pixel being repeated once, and blanking being doubled as well. This method must operate external to DLPC6540. Once received, the DLPC6540 discards each duplicate data pixel and blanking clock. Pixel repeat is supported only during 1- lane operation.
- For V-by-One high-speed technology, both link clock rate and link transfer rate limits must be met for any source.




Figure 6-13. V-by-One Timing



6.16 Source Frame Timing Requirements

See Figure 6-14

| PARAME | ETER (1) | | MIN | MAX | UNIT |
|--------------------|-------------------------------------|----------------------|--|---------------|--------|
| t _{p_vsw} | VSYNC Active Pulse Width | 50% reference points | 1 | 127 | lines |
| t _{p_vbp} | Vertical back porch (VBP) (2) | 50% reference points | 2 (3) | | lines |
| t _{p_vfp} | Vertical front porch (VFP) (2) | 50% reference points | MAX[(TVB _{MIN} - 65), 1] ⁽³⁾ | | lines |
| t _{p_tvb} | Total vertical blanking (TVB) (2) | 50% reference points | See ⁽⁴⁾ | | lines |
| t _{p_hsw} | HSYNC Active Pulse Width | 50% reference points | 16 | | PCLKs |
| t _{p_hbp} | Horizontal back porch (HBP) (5) | 50% reference points | 5 (Digital Video Sources) 65 (Analog Video Sources) | | PCLKs |
| t _{p_hfp} | Horizontal front porch (HFP) (5) | 50% reference points | 2 | | PCLKs |
| t _{p_thb} | Total horizontal blanking (THB) (5) | 50% reference points | 20 (Digital Video Sources) 80 (Analog Video Sources) ⁽⁶⁾ | | PCLKs |
| f _{line} | Horizontal line rate | | 37.354 | | K Hz |
| APPL | Active Pixels per Line | | 640 | 4096 | Pixels |
| ALPF | Active Lines per Frame | | 480 | 2160 (Normal) | Lines |

- (1) The requirements in the table apply to all external sources
- (2) Vertical Blanking Parameter Definitions:
 - a. Vertical Back Porch: Time from the leading edge of VSYNC to the leading edge of HSYNC for the first active line, and includes the VSYNC pulse width t_{p vsw}.
 - b. Vertical Front Porch: Time from the leading edge of HSYNC following the last active line in a frame to the leading edge of VSYNC
 - c. Total Vertical Blanking: The sum of VBP + VFP = TVB.
- (3) The vertical blanking required (per TVB) can be allocated as desired as long as the VFP and VBP minimum values are met.
- (4) The minimum TVB can be calculated using the following:
 - TVBmin = 11 + ROUNDUP(LLS_VFP_MIN × (Source_ALPF/VPS_ALPF)), where:
 - a. LLS_VFP_MIN (Normal Mode) = 22
 - b. Source_ALPF = Active Lines Per Frame of the incoming source
 - c. VPS_ALPF = 1080 (for 1920x1080 Native products and 3840x2160 4-way XPR products)
 - d. Less TVBmin blanking can be required depending on the video processing being done. The configurations that drive the worst case minimum value are those configurations that combine the maximum (or near maximum) capabilities of functions such as scaling, warping, and keystone correction.
 - e. This is applicable to all sources (Section 7.4). Other sources require directed testing in the end application.
 - f. The minimum recommended TVB with CVT 1.2 sources is 23.
- (5) Horizontal Blanking Parameter Definitions:
 - a. Horizontal Back Porch: Time from the leading edge of HSYNC to the rising edge of DATEN, and includes the HSYNC pulse width $t_{p\ hsw}$.
 - b. Horizontal Front Porch: Time from the falling edge of DATEN to the leading edge of HSYNC.
 - c. Total Horizontal Blanking: The sum of HBP + HFP = THB.
- (6) The horizontal blanking required (per THB) can be allocated as desired as long as the HFP and HBP minimum values are met.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




Figure 6-14. Source Frame Timing

6.17 Synchronous Serial Port Interface Timing Requirements

For SSP0, SSP1 and SSP2(1)(2)

| PARAMETE | :R | MIN | MAX | UNIT | | | | |
|---------------------|---|-----------------------------|------|------|-----|--|--|--|
| SSP Master | | | | | | | | |
| f _{clock} | Clock frequency, SSPx_CLK | 50% to 50% reference points | 0.38 | 39.0 | MHz | | | |
| t _{clock} | Clock Period, SSPx_CLK | 50% to 50% reference points | 25.6 | 3632 | ns | | | |
| t _{w(L)} | Pulse duration low, SSPx_CLK | 50% to 50% reference points | 12.0 | | ns | | | |
| t _{w(H)} | Pulse duration high, SSPx_CLK | 50% to 50% reference points | 12.0 | | ns | | | |
| t _{delay} | Output Delay – SSPx_TXD (MOSI) | | -2.5 | 2.5 | ns | | | |
| t _{su} | Setup time – SSPx_RXD (MISO) | 50% to 50% reference points | 15.0 | | ns | | | |
| t _h | hold time – SSPx_RXD (MISO) | 50% to 50% reference points | 0 | | ns | | | |
| t _t | Transition time (t _r and t _f - SSPx_RXD | 20% to 80% reference points | | 1.5 | ns | | | |
| t _{clkjit} | Clock Jitter, SSPx_CLK | | | 300 | ps | | | |
| t _{delay∆} | Clock output delay Δ { $t_{w(H)}$ - $t_{w(L)}$ } | | | 500 | ps | | | |
| SSP Slave | | | | 1 | | | | |
| t _{delay} | Output Delay – SSPx_TXD (MOSI) | | 0 | 15 | ns | | | |
| t _{su} | Setup time – SSPx_RXD (MISO) | 50% to 50% reference points | 2.5 | | ns | | | |
| t _h | hold time – SSPx_RXD (MISO) | 50% to 50% reference points | 2.5 | | ns | | | |
| | | | | | | | | |

⁽¹⁾ The DLPC6540 SPI interfaces support SPI Modes 0, 1, 2, and 3 (that is, both clock polarities and both clock phases) as shown in Table 6-2 and Figure 6-15. As such, each SPI interface configuration must be setup to match the SPI mode being used.

⁽²⁾ In most SPI applications, one clock edge is used by both master and slave devices for transmitting data while the other edge is use by both for sampling received data. This is referred to as *Standard SPI Protocol*. To maximize the SPI_CLK frequency potential, SPI masters can alternatively be designed to sample the data in (MISO) bit on the same clock edge used to transmit the next data out (MOSI) bit. This is referred to as *Enhanced SPI Protocol*. The DLPC6540 SPI master implementation supports both protocols (part of SPI interface configuration), however, to be able to use the "Enhanced SPI Protocol", the slave device must meet the requirement shown in Figure 6-16.



Table 6-2. SPI Clocking Modes

| SPI Clocking Mode | SPI Clock Polarity | SPI Clock Phase |
|-------------------|--------------------|-----------------|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 2 | 1 | 0 |
| 3 | 1 | 1 |




Figure 6-15. Timing Diagram for SPI Clocking Modes




Figure 6-16. Requirement for Enhanced SPI Protocol




Figure 6-17. Timing Diagram for SSP Master (Modes 0/3)

6.18 Master and Slave I²C Interface Timing Requirements

For IIC0, IIC1 and IIC2

| PARAMETER ⁽¹⁾ | | | MIN | MAX | UNIT |
|--------------------------|-------------------------------------|------------|-----|-----|------|
| f _{clock} | | Full speed | | 400 | kHz |
| (50% reference points) | Standard mode | | 100 | kHz | |
| C _L | Capacitive Load (for each bus line) | · | | 200 | pF |

- (1) Meets all I²C timing per the I²C Bus Specification (except for capacitive loading as specified). For reference, see Version 2.1 of the Phillips-NXP specification.
- (2) By definition, I²C transactions operate at the speed of the slowest device on the bus. Full speed operation requires all other I²C devices on the bus support full-speed operation. The length of the line (due to its capacitance), as well as the value of the I²C pullup resistors, can reduce the obtainable clock rate.

6.19 Programmable Output Clock Timing Requirements

| PARAMETER | | MIN | MAX | UNIT |
|----------------------|---|-----------------------------|---------|------|
| f _{clock} | Clock frequency, OCLKA (1) | 0.19 | 48.75 | MHz |
| t _{clock} | Clock period, OCLKA | 20.52 | 5263.15 | ns |
| $t_{w(H)}$ | Pulse duration high, OCLKA (50% reference points) | (t _{clock} /2) - 2 | | ns |
| $t_{w(L)}$ | Pulse duration low, OCLKA (50% reference points) | (t _{clock} /2) - 2 | | ns |
| t _{cclkjit} | Jitter, OCLKA | | 200 | ps |
| f _{clock} | Clock frequency, OCLKB (1) | 0.19 | 48.75 | MHz |
| t _{clock} | Clock period, OCLKB | 20.52 | 5263.15 | ns |
| t _{w(H)} | Pulse duration high, OCLKB (50% reference points) | (t _{clock} /2) - 2 | | ns |
| $t_{w(L)}$ | Pulse duration low, OCLKB (50% reference points) | (t _{clock} /2) - 2 | | ns |
| t _{cclkjit} | Jitter, OCLKB | | 200 | ps |
| f _{clock} | Clock frequency, OCLKC (1) | 0.19 | 48.75 | MHz |
| t _{clock} | Clock period, OCLKC | 20.52 | 5263.15 | ns |
| $t_{w(H)}$ | Pulse duration high, OCLKC (50% reference points) | (t _{clock} /2) - 2 | | ns |



| PARAMETER | | MIN | MAX | UNIT |
|----------------------|---|-----------------------------|---------|------|
| t _{w(L)} | Pulse duration low, OCLKC (50% reference points) | (t _{clock} /2) - 2 | | ns |
| t _{cclkjit} | Jitter, OCLKC | | 200 | ps |
| f _{clock} | Clock frequency, OCLKD (1) | 0.19 | 48.75 | MHz |
| t _{clock} | Clock period, OCLKD | 20.52 | 5263.15 | ns |
| t _{w(H)} | Pulse duration high, OCLKD (50% reference points) | (t _{clock} /2) - 2 | | ns |
| t _{w(L)} | Pulse duration low, OCLKD (50% reference points) | (t _{clock} /2) - 2 | | ns |
| t _{cclkjit} | Jitter, OCLKD | | 200 | ps |

- (1) a. OCLKA is a dedicated pin, while OCLKB thru OCLKD are available via GPIO as alternate functions.
 - b. The frequency of OCLKA thru OCLKD is programmable, with each having a power-up default frequency of 0.77 MHz. This default frequency is not that meaningful for OCLKB thru OCLKD since they must be configured to their alternate GPIO function before they can be used as a clock output.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.20 JTAG Boundary Scan Interface Timing Requirements (Debug Only)

See Figure 6-18

| PARAMET | PARAMETER | | | MAX | UNIT |
|--------------------|--|-----------------------------|----|-----|------|
| $f_{ m clock}$ | Clock frequency, TCK | | | 20 | MHz |
| t _{clock} | Clock period, TCK | | 50 | | ns |
| t _{w(H)} | Pulse duration low, TCK | 50% reference points | 23 | | ns |
| t _{w(L)} | Pulse duration high, TCK | 50% reference points | | 27 | ns |
| t _s | Setup time – TDI valid before TCK↑ | 50% reference points | 10 | | ns |
| t _h | Hold time – TDI valid after TCK↑ | 50% reference points | 10 | | ns |
| t _s | Setup time – TMS1 valid before TCK↑ | 50% reference points | 10 | | ns |
| t _h | Hold time – TMS1 valid after TCK↑ | 50% reference points | 10 | | ns |
| t _t | Transition time (t _r and t _f) | 20% to 80% reference points | | 3 | ns |
| t _{delay} | Output delay, TCK↓ to TDO1 | 60pF load | 0 | 15 | ns |




Figure 6-18. Timing Diagram for JTAG Boundary Scan



6.21 JTAG ARM Multi-Ice Interface Timing Requirements (Debug Only)

See Figure 6-19.

| PARAME | PARAMETER | | | MAX | UNIT |
|--------------------|--|-----------------------------|-----|------|------|
| $f_{ m clock}$ | Clock frequency, TCK | | | 8.33 | MHz |
| t _{clock} | Clock period, TCK | | 120 | | ns |
| t _{w(H)} | Pulse duration low, TCK | 50% reference points | 50 | | ns |
| t _{w(L)} | Pulse duration high, TCK | 50% reference points | 50 | | ns |
| t _s | Setup time – TDI valid before TCK↑ | 50% reference points | 15 | | ns |
| t _h | Hold time – TDI valid after TCK↑ | 50% reference points | 15 | | ns |
| ts | Setup time – TMS2 valid before TCK↑ | 50% reference points | 15 | | ns |
| t _h | Hold time – TMS2 valid after TCK↑ | 50% reference points | 15 | | ns |
| t _t | Transition time (t _r and t _f) | 20% to 80% reference points | | 5 | ns |
| t _{delay} | Output delay, TCK↓ to TDO2 | | 0 | 15 | ps |




Figure 6-19. Timing Diagram for JTAG ARM Multi-Ice

6.22 Multi-Trace ETM Interface Timing Requirements

See Figure 6-20.

| PARAMET | ΓΕR ⁽¹⁾ | MIN | MAX | UNIT | |
|--------------------|--|----------------------|------|-------|-----|
| $f_{ m clock}$ | Clock frequency, ETM_TRACECLK | | | 41.56 | MHz |
| t _{clock} | Clock period, ETM_TRACECLK | | 24.1 | | ns |
| t _{w(H)} | Pulse duration low, ETM_TRACECLK | 50% reference points | 11.2 | | ns |
| t _{w(L)} | Pulse duration high, ETM_TRACECLK | 50% reference points | 11.2 | | ns |
| t _{delay} | Output delay, ETM_TRACECLK↑ to "ETM_OUTPUTS" (2) | | 3.0 | 9.0 | ps |
| t _{delay} | Output delay, ETM_TRACECLK↓ to "ETM_OUTPUTS" (2) | | 3.0 | 9.0 | ps |

- The trace interface is a source synchronous DDR interface. TRACE_CLK has a programmable delay to provide for centering its edges in the center of the trace data to optimize performance. "ETM_OUTPUTS" are: TSTPT_(7:0) and ETM_TRACECTL




Figure 6-20. Timing Diagram for Multi-Trace ETM




7 Detailed Description

7.1 Overview

The DLP Products chipset consists of three components: the DLP471TP digital micromirror device (DMD), the DLPC6540 digital display controller, and the DLPA3005. The DLPC6540 is the display controller for the DMD that formats incoming video and controls the timing of the DMD. It also controls DLPA3005 light source signal timing to coordinate with DMD timing in order to synchronize light output with DMD mirror movement. The DLPC6540 provides interfaces such as V-by-One and HSSI (DMD interface) to minimize power consumption and EMI. Applications include mobile smart TV, digital signage, and mobile home cinema.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Sources

Table 7-1. Supported Input Source Parameters

| INTERFACE | BITS/PIXEL BITS/PIXEL | | SOURCE RES | OLUTION: 2D | SOURCE RESOLUTION: 3D (PER EYE) (1) | |
|-----------|-----------------------|-----------------|--------------------------|-------------|-------------------------------------|--|
| INTERFACE | ACCEPTED (MAX) | PROCESSED (MAX) | MIN | MAX | MAX | |
| V-by-One | 12 | 10 | 640 × 480 ⁽²⁾ | 4096 × 2160 | 1920 × 1080 (FS) | |

- (1) FS = Frame Sequential (full resolution).
- (2) The minimum clock rate and link rate for the V-by-One interface, as well as Byte Mode, limits the smallest resolution that can be supported by this interface. This interface supports 3-byte, 4-byte, and 5-byte modes.

7.3.2 Processing Delays

The DLPC6540 introduces a variable number of field/frame delays dependent on the source type and selected processing steps performed on the source. For optimum audio/video synchronization, this delay must be matched in the audio path. The following tables define the various video delay scenarios to aid in audio matching.

Because the input and output rates are different when frame rate conversion (FRC) is employed, the delay through the FRC is variable.

Table 7-2. Normal Mode Video-Graphics Processing Delay (2-D Sources) (1)(2)

| table? In termal mode trace crapmes i recording I stay (I I I could be | | | | | | | | |
|--|-----------------------------------|-------------------------------------|---|---------------------|-------------------------------|--|--|--|
| FRC TYPE ⁽³⁾ (4) | SOURCE EXAMPLE | DE-INTERLACING | FRAME RATE CONVERSION (INCLUDES WARPING) | FORMATTER BUFFER | TOTAL DELAY | | | |
| ASYNC (†) | 10-47 Hz Progressive Graphics | Disabled (0 Frame) | 1 to (1 + N) Frames | N Frames | (1 + N) to (1 + 2N) Frames | | | |
| SYNC (1:1) | 47-120 Hz Progressive Graphics | Disabled (0 Frame) | 1 Frame | 1 Frame | 2 Frames | | | |
| ASYNC (↓) | 63-120 Hz Progressive Graphics | Disabled (0 Frame) | 0 to N Frames | N Frames | N to 2N Frames | | | |
| SYNC (†) | 24-30 Hz Progressive Video | Enabled ⁽⁵⁾ (1 Frame) | 1 Frame | N Frame | 2 + N Frames | | | |
| SYNC (1:1) | 60 Hz Progressive Video | Enabled ⁽⁵⁾ (1 Frame) | 1 Frame | 1 Frame | 3 Frames | | | |

- (1) "N" is defined to be the ratio of the source frame rate (or field rate for interlaced video) to the display frame/field rate.
- (2) This table assumes that the resolution limits for input sources specified elsewhere in this document are adhered to.
- (3) "ASYNC" is defined as an asynchronous source
- (4) "SYNC" is defined as a synchronous source
- (5) DEI noise reduction enabled

Table 7-3. Normal Mode Video-Graphics Processing Delay (3-D Sources) (1)(2)

| FRC TYPE | SOURCE EXAMPLE | DE-INTERLACING | FRAME RATE CONVERSION (INCLUDES WARPING) | FORMATTER BUFFER | TOTAL DELAY |
|-----------|---|-----------------------|--|---------------------|--------------|
| SYNC(1:4) | 30 Hz Frame Sequential (30 Hz both eyes) | Disabled (0 Frame) | 1 Frame | M Frames | 1 + M Frames |
| SYNC(1:2) | 60 Hz Frame Sequential (60 Hz both eyes) | Disabled (0 Frame) | 1 Frame | M Frames | 1 + M Frames |

^{(1) &}quot;M" is defined to be the ratio of the source frame rate (or field rate for interlaced video) required to obtain both the left and right image of an eye pair, to the display frame/field rate (the rate at which each eye is displayed).

(2) This table assumes that the resolution limits for input sources specified elsewhere in this document are adhered to.

Copyright © 2022 Texas Instruments Incorporated

7.3.3 V-by-One Interface

The DLPC6540 controller supports a single 8 lane V-by-One port that can be configured for 1, 2, 4, or 8 lane use. This interface supports limited lane remapping, which is shown in Table 7-4. Intra-lane remapping (that is, swapping P with N) is not supported.

Table 7-4. V-by-One Interface Lane Remapping Options

| | | | V-BY-ONE PORT PHYSICAL LANES (1) | | | | | | |
|-----------------------|------------|--------|----------------------------------|--------|--------|--------|--------|--------|--------|
| CONFIGURATIO N (1) | # OF LANES | LANE 7 | LANE 6 | LANE 5 | LANE 4 | LANE 3 | LANE 2 | LANE 1 | LANE 0 |
| 1 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 2 | 8 | 1 | 0 | 2 | 3 | 4 | 5 | 6 | 7 |

⁽¹⁾ There are two controller lane mapping options, with the option to use fewer than the full eight lanes for each of these.

Independent from the remapping of the physical V-by-One interface, the DLPC6540 supports a number of data mappings onto the actual physical interface as specified by the standard. V-by-One sources must match at least one of these mappings. These are shown in Table 7-5, Table 7-6, Table 7-7, Table 7-8, Table 7-9, Table 7-10, Table 7-11, Table 7-12, Table 7-13, and Table 7-14.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Table 7-5. V-by-One Data Mapping for 36bpp/30bpp RGB/YCbCr 4:4:4

| V-by-One DATA MAP MODE 0 | | | | | | |
|--------------------------|---------------------------|-----------------------|---------------|--|--|--|
| V-by-One INPUT DATA BIT | 36bpp RGB/YCbCr 4:4:4 (1) | 30bpp RGB/YCbCr 4:4:4 | MAPPER OUTPUT | | | |
| D[0] | R/Cr[4] | R/Cr[2] | B(2) | | | |
| D[1] | R/Cr[5] | R/Cr[3] | B(3) | | | |
| D[2] | R/Cr[6] | R/Cr[4] | B(4) | | | |
| D[3] | R/Cr[7] | R/Cr(5] | B(5) | | | |
| D[4] | R/Cr[8] | R/Cr[6] | B(6) | | | |
| D[5] | R/Cr[9] | R/Cr[7] | B(7) | | | |
| D[6] | R/Cr[10] | R/Cr[8] | B(8) | | | |
| D[7] | R/Cr[11] | R/Cr[9] | B(9) | | | |
| D[8] | G/Y[4] | G/Y[2] | A(2) | | | |
| D[9] | G/Y[5] | G/Y[3] | A(3) | | | |
| D[10] | G/Y[6] | G/Y[4] | A(4) | | | |
| D[11] | G/Y[7] | G/Y[5] | A(5) | | | |
| D[12] | G/Y[8] | G/Y[6] | A(6) | | | |
| D[13] | G/Y[9] | G/Y[7] | A(7) | | | |
| D[14] | G/Y[10] | G/Y[8] | A(8) | | | |
| D[15] | G/Y[11] | G/Y[9] | A(9) | | | |
| D[16] | B/Cb[4] | B/Cb[2] | C(2) | | | |
| D[17] | B/Cb[5] | B/Cb[3] | C(3) | | | |
| D[18] | B/Cb[6] | B/Cb[4] | C(4) | | | |
| D[19] | B/Cb[7] | B/Cb[5] | C(5) | | | |
| D[20] | B/Cb[8] | B/Cb[6] | C(6) | | | |
| D[21] | B/Cb[9] | B/Cb[7] | C(7) | | | |
| D[22] | B/Cb[10] | B/Cb[8] | C(8) | | | |
| D[23] | B/Cb[11] | B/Cb[9] | C(9) | | | |
| D[24] | - | - | - | | | |
| D[25] | - | - | - | | | |
| D[26] | B/Cb[2] | B/Cb[1] | C[0] | | | |
| D[27] | B/Cb[3] | B/Cb[0] | C[1] | | | |
| D[28] | G/Y[2] | G/Y[1] | A[0] | | | |
| D[29] | G/Y[3] | G/Y[0] | A[1] | | | |
| D[30] | R/Cr[2] | R/Cr[1] | B[0] | | | |
| D[31] | R/Cr[3] | R/Cr[0] | B[1] | | | |

⁽¹⁾ For 36-bit inputs, the 12 bits per color truncate to 10-bits per color with the two least significant bits per color being discarded.



Table 7-6. V-by-One Data Mapping for 27bpp RGB/YCbCr 4:4:4

| | V-by-One DATA MAP MODE 1 | |
|-------------------------|---------------------------|---------------|
| V-by-One INPUT DATA BIT | 27bpp RGB/YCbCr 4:4:4 (1) | MAPPER OUTPUT |
| D[0] | R/Cr[1] | B(2) |
| D[1] | R/Cr[2] | B(3) |
| D[2] | R/Cr[3] | B(4) |
| D[3] | R/Cr[4] | B(5) |
| D[4] | R/Cr[5] | B(6) |
| D[5] | R/Cr[6] | B(7) |
| D[6] | R/Cr[7] | B(8) |
| D[7] | R/Cr[8] | B(9) |
| D[8] | G/Y[1] | A(2) |
| D[9] | G/Y[2] | A(3) |
| D[10] | G/Y[3] | A(4) |
| D[11] | G/Y[4] | A(5) |
| D[12] | G/Y[5] | A(6) |
| D[13] | G/Y[6] | A(7) |
| D[14] | G/Y[7] | A(8) |
| D[15] | G/Y[8] | A(9) |
| D[16] | B/Cb[1] | C(2) |
| D[17] | B/Cb[2] | C(3) |
| D[18] | B/Cb[3] | C(4) |
| D[19] | B/Cb[4] | C(5) |
| D[20] | B/Cb[5] | C(6) |
| D[21] | B/Cb[6] | C(7) |
| D[22] | B/Cb[7] | C(8) |
| D[23] | B/Cb[8] | C(9) |
| D[24] | - | - |
| D[25] | - | - |
| '0' | _ | C[0] |
| D[27] | B/Cb[0] | C[1] |
| '0' | _ | A[0] |
| D[29] | G/Y[0] | A[1] |
| '0' | _ | B[0] |
| D[31] | R/Cr[0] | B[1] |

⁽¹⁾ For 27-bit inputs, the 9 bits for each color shifts up one bit, and the least significant bit of each color is set to '0'.

Table 7-7. V-by-One Data Mapping for 24bpp RGB/YCbCr 4:4:4

| V-by-One DATA MAP MODE 2 | | | | | | |
|--------------------------|---------------------------|---------------|--|--|--|--|
| V-by-One INPUT DATA BIT | 24bpp RGB/YCbCr 4:4:4 (1) | MAPPER OUTPUT | | | | |
| D[0] | R/Cr[0] | B(2) | | | | |
| D[1] | R/Cr[1] | B(3) | | | | |
| D[2] | R/Cr[2] | B(4) | | | | |
| D[3] | R/Cr[3] | B(5) | | | | |
| D[4] | R/Cr[4] | B(6) | | | | |
| D[5] | R/Cr[5] | B(7) | | | | |
| D[6] | R/Cr[6] | B(8) | | | | |
| D[7] | R/Cr[7] | B(9) | | | | |
| D[8] | G/Y[0] | A(2) | | | | |
| D[9] | G/Y[1] | A(3) | | | | |
| D[10] | G/Y[2] | A(4) | | | | |
| D[11] | G/Y[3] | A(5) | | | | |
| D[12] | G/Y[4] | A(6) | | | | |
| D[13] | G/Y[5] | A(7) | | | | |
| D[14] | G/Y[6] | A(8) | | | | |
| D[15] | G/Y[7] | A(9) | | | | |
| D[16] | B/Cb[0] | C(2) | | | | |
| D[17] | B/Cb[1] | C(3) | | | | |
| D[18] | B/Cb[2] | C(4) | | | | |
| D[19] | B/Cb[3] | C(5) | | | | |
| D[20] | B/Cb[4] | C(6) | | | | |
| D[21] | B/Cb[5] | C(7) | | | | |
| D[22] | B/Cb[6] | C(8) | | | | |
| D[23] | B/Cb[7] | C(9) | | | | |
| D[24] | - | - | | | | |
| D[25] | - | - | | | | |
| '0' | _ | C[0] | | | | |
| '0' | _ | C[1] | | | | |
| '0' | _ | A[0] | | | | |
| '0' | _ | A[1] | | | | |
| '0' | _ | B[0] | | | | |
| '0' | _ | B[1] | | | | |

⁽¹⁾ For 24-bit inputs, the 8 bits for each color shift up two bits, and the two least significant bits of each color are set to '0'.



Table 7-8. V-by-One Data Mapping for 32bpp/24bpp/20bpp YCbCr 4:2:2 (1)

| | V-I | by-One DATA MAP MODE 3 | | |
|----------------------------|----------------------------------|----------------------------------|-------------------|---------------|
| V-by-One INPUT DATA BIT | 32bpp YCbCr 4:2:2 ⁽²⁾ | 24bpp YCbCr 4:2:2 ⁽³⁾ | 20bpp YCbCr 4:2:2 | MAPPER OUTPUT |
| D[0] | CbCr[8] | CbCr[4] | CbCr[2] | B(2) |
| D[1] | CbCr[9] | CbCr[5] | CbCr[3] | B(3) |
| D[2] | CbCr[10] | CbCr[6] | CbCr[4] | B(4) |
| D[3] | CbCr[11] | CbCr[7] | CbCr[5] | B(5) |
| D[4] | CbCr[12] | CbCr[8] | CbCr[6] | B(6) |
| D[5] | CbCr[13] | CbCr[8] | CbCr[7] | B(7) |
| D[6] | CbCr[14] | CbCr[10] | CbCr[8] | B(8) |
| D[7] | CbCr[15] | CbCr[11] | CbCr[9] | B(9) |
| D[8] | Y[8] | Y[4] | Y[2] | A(2) |
| D[9] | Y[9] | Y[5] | Y[3] | A(3) |
| D[10] | Y[10] | Y[6] | Y[4] | A(4) |
| D[11] | Y[11] | Y[7] | Y[5] | A(5) |
| D[12] | Y[12] | Y[8] | Y[6] | A(6) |
| D[13] | Y[13] | Y[9] | Y[7] | A(7) |
| D[14] | Y[14] | Y[10] | Y[8] | A(8) |
| D[15] | Y[15] | Y[11] | Y[9] | A(9) |
| '0' | _ | _ | _ | C(2) |
| '0' | _ | _ | _ | C(3) |
| '0' | _ | _ | _ | C(4) |
| '0' | _ | _ | _ | C(5) |
| '0' | _ | _ | _ | C(6) |
| '0' | _ | _ | _ | C(7) |
| '0' | _ | _ | _ | C(8) |
| '0' | _ | _ | _ | C(9) |
| D[24] | - | - | - | - |
| D[25] | - | - | - | - |
| '0' | _ | _ | _ | C[0] |
| '0' | _ | _ | _ | C[1] |
| D[28] | Y[6] | Y[2] | Y[2] | A[0] |
| D[29] | Y[7] | Y[3] | Y[3] | A[1] |
| D[30] | CbCr[6] | CbCr[2] | CbCr[2] | B[0] |
| D[31] | CbCr[7] | CbCr[3] | CbCr[3] | B[1] |

⁽¹⁾ For all YCbCr 4:2:2 formats, data channel C is forced to "0".

⁽²⁾ For 32-bit inputs, the 16 bits per color truncate to 10-bit per color, with the six least significant bits per color discarded.

⁽³⁾ For 24-bit inputs, the 12 bits per color truncate to 10-bit per color, with the two least significant bits per color discarded.

Table 7-9. V-by-One Data Mapping for 18bpp YCbCr 4:2:2⁽¹⁾

| V-by-One DATA MAP MODE 4 | | | | | | |
|--------------------------|----------------------------------|---------------|--|--|--|--|
| V-by-One INPUT DATA BIT | 18bpp YCbCr 4:2:2 ⁽²⁾ | MAPPER OUTPUT | | | | |
| D[0] | CbCr[1] | B(2) | | | | |
| D[1] | CbCr[2] | B(3) | | | | |
| D[2] | CbCr[3] | B(4) | | | | |
| D[3] | CbCr[4] | B(5) | | | | |
| D[4] | CbCr[5] | B(6) | | | | |
| D[5] | CbCr[6] | B(7) | | | | |
| D[6] | CbCr[7] | B(8) | | | | |
| D[7] | CbCr[8] | B(9) | | | | |
| D[8] | Y[1] | A(2) | | | | |
| D[9] | Y[2] | A(3) | | | | |
| D[10] | Y[3] | A(4) | | | | |
| D[11] | Y[4] | A(5) | | | | |
| D[12] | Y[5] | A(6) | | | | |
| D[13] | Y[6] | A(7) | | | | |
| D[14] | Y[7] | A(8) | | | | |
| D[15] | Y[8] | A(9) | | | | |
| '0' | | C(2) | | | | |
| '0' | _ | C(3) | | | | |
| '0' | _ | C(4) | | | | |
| '0' | _ | C(5) | | | | |
| '0' | _ | C(6) | | | | |
| '0' | | C(7) | | | | |
| '0' | _ | C(8) | | | | |
| '0' | | C(9) | | | | |
| D[24] | - | - | | | | |
| D[25] | - | - | | | | |
| '0' | _ | C[0] | | | | |
| '0' | - | C[1] | | | | |
| '0' | - | A[0] | | | | |
| D[29] | Y[0] | A[1] | | | | |
| '0' | - | B[0] | | | | |
| D[31] | CbCr[0] | B[1] | | | | |

⁽¹⁾ For all YCbCr 4:2:2 formats, data channel C is forced to "0".
(2) For 18-bit inputs, the 9 bits for each color shift up one bit, and the least significant bits of each color is set to '0'.



Table 7-10. V-by-One Data Mapping for 16bpp YCbCr 4:2:2⁽¹⁾

| | V-by-One Data Mapping for 16bpp 1 | |
|-------------------------|-----------------------------------|---------------|
| V-by-One INPUT DATA BIT | 16bpp YCbCr 4:2:2 ⁽²⁾ | MAPPER OUTPUT |
| D[0] | CbCr[0] | B(2) |
| D[1] | CbCr[1] | B(3) |
| D[2] | CbCr[2] | B(4) |
| D[3] | CbCr[3] | B(5) |
| D[4] | CbCr[4] | B(6) |
| D[5] | CbCr[5] | B(7) |
| D[6] | CbCr[6] | B(8) |
| D[7] | CbCr[7] | B(9) |
| D[8] | Y[0] | A(2) |
| D[9] | Y[1] | A(3) |
| D[10] | Y[2] | A(4) |
| D[11] | Y[3] | A(5) |
| D[12] | Y[4] | A(6) |
| D[13] | Y[5] | A(7) |
| D[14] | Y[6] | A(8) |
| D[15] | Y[7] | A(9) |
| '0' | _ | C(2) |
| '0' | _ | C(3) |
| '0' | _ | C(4) |
| '0' | _ | C(5) |
| '0' | _ | C(6) |
| '0' | _ | C(7) |
| '0' | _ | C(8) |
| '0' | _ | C(9) |
| D[24] | - | - |
| D[25] | - | - |
| '0' | _ | C[0] |
| '0' | _ | C[1] |
| '0' | _ | A[0] |
| '0' | _ | A[1] |
| '0' | _ | B[0] |
| '0' | _ | B[1] |

⁽¹⁾ For all YCbCr 4:2:2 formats, data channel C is forced to "0".

⁽²⁾ For 16-bit inputs, the 8 bits for each color shift up one bit, and the least significant bit of each color is set to '0'.

Table 7-11. V-by-One Data Mapping Example for 12bpp/10bpp YCbCr 4:2:0(1)

| | 5.0 7 7 11 V 5.7 C 110 | V-by-One DATA | MAP MODE 6 | лорр 1 обот 4.2.0 | |
|----------------------------|---|-----------------------------------|--------------------------------|-------------------------------|---------------|
| V-by-One INPUT DATA BIT | 12bpp YCbCr 4:2:0 EVEN LINE ⁽²⁾ | 12bpp YCbCr 4:2:0 Odd Line (2) | 10bpp YCbCr 4:2:0 EVEN LINE | 10bpp YCbCr 4:2:0 ODD LINE | MAPPER OUTPUT |
| D[0] | Y01[4] | Y01[4] | Y01[2] | Y11[2] | C(2) |
| D[1] | Y01[5] | Y01[5] | Y01[3] | Y11[3] | C(3) |
| D[2] | Y01[6] | Y01[6] | Y01[4] | Y11[4] | C(4) |
| D[3] | Y01[7] | Y01[7] | Y01[5] | Y11[5] | C(5) |
| D[4] | Y01[8] | Y01[8] | Y01[6] | Y11[6] | C(6) |
| D[5] | Y01[9] | Y01[9] | Y01[7] | Y11[7] | C(7) |
| D[6] | Y01[10] | Y01[10] | Y01[8] | Y11[8] | C(8) |
| D[7] | Y01[11] | Y01[11] | Y01[9] | Y11[9] | C(9) |
| D[8] | Y00[4] | Y00[4] | Y00[2] | Y10[2] | A(2) |
| D[9] | Y00[5] | Y00[5] | Y00[3] | Y10[3] | A(3) |
| D[10] | Y00[6] | Y00[6] | Y00[4] | Y10[4] | A(4) |
| D[11] | Y00[7] | Y00[7] | Y00[5] | Y10[5] | A(5) |
| D[12] | Y00[8] | Y00[8] | Y00[6] | Y10[6] | A(6) |
| D[13] | Y00[9] | Y00[9] | Y00[7] | Y10[7] | A(7) |
| D[14] | Y00[10] | Y00[10] | Y00[8] | Y10[8] | A(8) |
| D[15] | Y00[11] | Y00[11] | Y00[9] | Y10[9] | A(9) |
| D[16] | Cb00[4] | Cr00[4] | Cb00[2] | Cr00[2] | B(2) |
| D[17] | Cb00[5] | Cr00[5] | Cb00[3] | Cr00[3] | B(3) |
| D[18] | Cb00[6] | Cr00[6] | Cb00[4] | Cr00[4] | B(4) |
| D[19] | Cb00[7] | Cr00[7] | Cb00[5] | Cr00[5] | B(5) |
| D[20] | Cb00[8] | Cr00[8] | Cb00[6] | Cr00[6] | B(6) |
| D[21] | Cb00[9] | Cr00[9] | Cb00[7] | Cr00[7] | B(7) |
| D[22] | Cb00[10] | Cr00[10] | Cb00[8] | Cr00[8] | B(8) |
| D[23] | Cb00[11] | Cr00[11] | Cb00[9] | Cr00[9] | B(9) |
| D[24] | - | - | - | - | - |
| D[25] | - | - | - | - | - |
| D[26] | Cb00[2] | Cr00[2] | Cb00[0] | Cr00[0] | B[0] |
| D[27] | Cb00[3] | Cr00[3] | Cb00[1] | Cr00[1] | B[1] |
| D[28] | Y00[2] | Y10[2] | Y00[0] | Y10[0] | A[0] |
| D[29] | Y00[3] | Y10[3] | Y00[1] | Y10[1] | A[1] |
| D[30] | Y01[2] | Y11[2] | Y01[0] | Y11[0] | C[0] |
| D[31] | Y01[3] | Y11[3] | Y01[1] | Y11[1] | C[1] |

⁽¹⁾ For all YCbCr 4:2:0 inputs, two consecutive pixel luma values are brought in on each clock. Even lines carry the Cb values, and odd lines carry the Cr values.

⁽²⁾ For 12bpp YCbCr 4:2:0 inputs, the 12 bits per color truncate to 10 bits per color with the two least significant bits per color discarded.



Table 7-12. V-by-One Data Mapping Example for 8bpp YCbCr 4:2:0(1)

| V-by-One DATA MAP MODE 7 | | | |
|--------------------------|--|----------------------------------|---------------|
| V-by-One INPUT DATA BIT | 8bpp YCbCr 4:2:0 EVEN LINE ⁽²⁾ | 8bpp YCbCr 4:2:0 ODD LINE (2) | MAPPER OUTPUT |
| D[0] | Y01[0] | Y11[0] | C(2) |
| D[1] | Y01[1] | Y11[1] | C(3) |
| D[2] | Y01[2] | Y11[2] | C(4) |
| D[3] | Y01[3] | Y11[3] | C(5) |
| D[4] | Y01[4] | Y11[4] | C(6) |
| D[5] | Y01[5] | Y11[5] | C(7) |
| D[6] | Y01[6] | Y11[6] | C(8) |
| D[7] | Y01[7] | Y11[7] | C(9) |
| D[8] | Y00[0] | Y10[0] | A(2) |
| D[9] | Y00[1] | Y10[1] | A(3) |
| D[10] | Y00[2] | Y10[2] | A(4) |
| D[11] | Y00[3] | Y10[3] | A(5) |
| D[12] | Y00[4] | Y10[4] | A(6) |
| D[13] | Y00[5] | Y10[5] | A(7) |
| D[14] | Y00[6] | Y10[6] | A(8) |
| D[15] | Y00[7] | Y10[7] | A(9) |
| D[16] | Cb00[0] | Cr00[0] | B(2) |
| D[17] | Cb00[1] | Cr00[1] | B(3) |
| D[18] | Cb00[2] | Cr00[2] | B(4) |
| D[19] | Cb00[3] | Cr00[3] | B(5) |
| D[20] | Cb00[4] | Cr00[4] | B(6) |
| D[21] | Cb00[5] | Cr00[5] | B(7) |
| D[22] | Cb00[6] | Cr00[6] | B(8) |
| D[23] | Cb00[7] | Cr00[7] | B(9) |
| D[24] | - | - | - |
| D[25] | - | - | - |
| '0' | _ | _ | B[0] |
| '0' | _ | _ | B[1] |
| '0' | _ | _ | A[0] |
| '0' | _ | _ | A[1] |
| '0' | _ | _ | C[0] |
| '0' | _ | _ | C[1] |

⁽¹⁾ For all YCbCr 4:2:0 inputs, two consecutive pixel luma values are brought in on each clock. Even lines carry the Cb values, and odd lines carry the Cr values.

⁽²⁾ For 8bpp YCbCr 4:2:0 inputs, the 8 bits for each color shift up two bits, and the two least significant bits of each color are set to '0'.

Table 7-13. V-by-One Data Mapping Example for 10bpp YCbCr 4:2:0 (1)

| V-by-One DATA MAP MODE 8 | | | | | |
|---|---------|---------|------|--|--|
| V-by-One INPUT DATA BIT 10bpp YCbCr 4:2:0 EVEN LINE 10bpp YCbCr 4:2:0 ODD LINE MAPPER OUTP | | | | | |
| D[0] | Y00[2] | Y10[2] | A(2) | | |
| D[1] | Y003] | Y10[3] | A(3) | | |
| D[2] | Y00[4] | Y10[4] | A(4) | | |
| D[3] | Y00[5] | Y10[5] | A(5) | | |
| D[4] | Y00[6] | Y10[6] | A(6) | | |
| D[5] | Y00[7] | Y10[7] | A(7) | | |
| D[6] | Y00[8] | Y10[8] | A(8) | | |
| D[7] | Y00[9] | Y10[9] | A(9) | | |
| D[8] | Cb00[2] | Cr00[2] | B(2) | | |
| D[9] | Cb00[3] | Cr00[3] | B(3) | | |
| D[10] | Cb00[4] | Cr00[4] | B(4) | | |
| D[11] | Cb00[5] | Cr00[5] | B(5) | | |
| D[12] | Cb00[6] | Cr00[6] | B(6) | | |
| D[13] | Cb00[7] | Cr00[7] | B(7) | | |
| D[14] | Cb00[8] | Cr00[8] | B(8) | | |
| D[15] | Cb00[9] | Cr00[9] | B(9) | | |
| D[16] | Y01[2] | Y11[2] | C(2) | | |
| D[17] | Y01[3] | Y11[3] | C(3) | | |
| D[18] | Y01[4] | Y11[4] | C(4) | | |
| D[19] | Y01[5] | Y11[5] | C(5) | | |
| D[20] | Y01[6] | Y11[6] | C(6) | | |
| D[21] | Y01[7] | Y11[7] | C(7) | | |
| D[22] | Y01[8] | Y11[8] | C(8) | | |
| D[23] | Y01[9] | Y11[9] | C(9) | | |
| D[24] | - | - | - | | |
| D[25] | - | - | - | | |
| D[26] | Y01[0] | Y11[0] | C[0] | | |
| D[27] | Y01[1] | Y11[1] | C[1] | | |
| D[28] | Cb00[0] | Cr00[0] | B[0] | | |
| D[29] | Cb00[1] | Cr00[1] | B[1] | | |
| D[30] | Y00[0] | Y10[0] | A[0] | | |
| D[31] | Y00[1] | Y10[1] | A[1] | | |

⁽¹⁾ For all YCbCr 4:2:0 inputs, two consecutive pixel luma values are brought in on each clock. Even lines carry Cb values, and odd lines carry the Cr values.



Table 7-14. V-by-One Data Mapping Example for 8bpp YCbCr 4:2:0 (1)

| V-by-One DATA MAP MODE 9 | | | | |
|--------------------------|--|----------------------------------|---------------|--|
| V-by-One INPUT DATA BIT | 8bpp YCbCr 4:2:0 EVEN LINE ⁽²⁾ | 8bpp YCbCr 4:2:0 ODD LINE (2) | MAPPER OUTPUT | |
| D[0] | Y00[0] | Y10[0] | A(2) | |
| D[1] | Y00[1] | Y10[1] | A(3) | |
| D[2] | Y00[2] | Y10[2] | A(4) | |
| D[3] | Y003] | Y10[3] | A(5) | |
| D[4] | Y00[4] | Y10[4] | A(6) | |
| D[5] | Y00[5] | Y10[5] | A(7) | |
| D[6] | Y00[6] | Y10[6] | A(8) | |
| D[7] | Y00[7] | Y10[7] | A(9) | |
| D[8] | Cb00[0] | Cr00[0] | B(2) | |
| D[9] | Cb00[1] | Cr00[1] | B(3) | |
| D[10] | Cb00[2] | Cr00[2] | B(4) | |
| D[11] | Cb00[3] | Cr00[3] | B(5) | |
| D[12] | Cb00[4] | Cr00[4] | B(6) | |
| D[13] | Cb00[5] | Cr00[5] | B(7) | |
| D[14] | Cb00[6] | Cr00[6] | B(8) | |
| D[15] | Cb00[7] | Cr00[7] | B(9) | |
| D[16] | Y01[0] | Y11[0] | C(2) | |
| D[17] | Y01[1] | Y11[1] | C(3) | |
| D[18] | Y01[2] | Y11[2] | C(4) | |
| D[19] | Y01[3] | Y11[3] | C(5) | |
| D[20] | Y01[4] | Y11[4] | C(6) | |
| D[21] | Y01[5] | Y11[5] | C(7) | |
| D[22] | Y01[6] | Y11[6] | C(8) | |
| D[23] | Y01[7] | Y11[7] | C(9) | |
| D[24] | - | - | - | |
| D[25] | - | - | - | |
| '0' | _ | _ | C[0] | |
| '0' | _ | _ | C[1] | |
| '0' | _ | _ | B[0] | |
| '0' | _ | _ | B[1] | |
| '0' | _ | _ | A[0] | |
| '0' | _ | _ | A[1] | |
| | | | | |

⁽¹⁾ For all YCbCr 4:2:0 inputs, two consecutive pixel luma values are brought in on each clock. Even lines carry the Cb values, and odd lines carry the Cr values.

⁽²⁾ For 8bpp YCbCr 4:2:0 inputs, the 8 bits for each color shift up two bits, and the two least significant bits of each color are set to '0'.

7.3.4 DMD (HSSI) Interface

The DLPC6540 Controller DMD interface supports two High Speed Serial Interface (HSSI) output-only interfaces for data transmission, a single low speed LVDS output-only interface for command write transactions, as well as a low speed single-ended input interface used for command read transactions. Each HSSI port supports full data-only inter-lane remapping within the port, but not between ports. When utilizing this feature, each unique data lane pair can only be mapped to one unique destination data lane pair, and Intra-lane remapping (i.e. swapping P with N) is not supported. In addition, the two HSSI ports can also be swapped. Lane and port remapping (specified in flash) can help with board layout as needed. The number of HSSI ports and number of HSSI lanes/per HSSI port required are based on DMD type and DMD display resolution. Table 7-15 shows some remapping examples. When both ports are used, they do not need to have the same pin mapping.

Table 7-15. Controller to DMD Pin Mapping Examples

| DLPC6540 Controller PIN | | | | |
|-------------------------|---------------------------------|------------------------------------|---|----------------|
| BASELINE | FLIP HSSI0 180 No FLIP HSSI1 | SWAP HSSI0 PORT WITH HSSI1 PORT | SWAP HSSI0 PORT WITH HSSI1 PORT AND MIXED REMAPPING | DMD PINS |
| DMD_HSSI0_D0_P | DMD_HSSI0_D7_P | DMD_HSSI1_D0_P | DMD_HSSI1_D2_P | DMD_HSSI0_D0_P |
| DMD_HSSI0_D0_N | DMD_HSSI0_D7_N | DMD_HSSI1_D0_N | DMD_HSSI1_D2_N | DMD_HSSI0_D0_N |
| DMD_HSSI0_D1_P | DMD_HSSI0_D6_P | DMD_HSSI1_D1_P | DMD_HSSI1_D3_P | DMD_HSSI0_D1_P |
| DMD_HSSI0_D1_N | DMD_HSSI0_D6_N | DMD_HSSI1_D1_N | DMD_HSSI1_D3_N | DMD_HSSI0_D1_N |
| DMD_HSSI0_D2_P | DMD_HSSI0_D5_P | DMD_HSSI1_D2_P | DMD_HSSI1_D0_P | DMD_HSSI0_D2_P |
| DMD_HSSI0_D2_N | DMD_HSSI0_D5_N | DMD_HSSI1_D2_N | DMD_HSSI1_D0_N | DMD_HSSI0_D2_N |
| DMD_HSSI0_D3_P | DMD_HSSI0_D4_P | DMD_HSSI1_D3_P | DMD_HSSI1_D1_P | DMD_HSSI0_D3_P |
| DMD_HSSI0_D3_N | DMD_HSSI0_D4_N | DMD_HSSI1_D3_N | DMD_HSSI1_D1_N | DMD_HSSI0_D3_N |
| DMD_HSSI0_D4_P | DMD_HSSI0_D3_P | DMD_HSSI1_D4_P | DMD_HSSI1_D6_P | DMD_HSSI0_D4_P |
| DMD_HSSI0_D4_N | DMD_HSSI0_D3_N | DMD_HSSI1_D4_N | DMD_HSSI1_D6_N | DMD_HSSI0_D4_N |
| DMD_HSSI0_D5_P | DMD_HSSI0_D2_P | DMD_HSSI1_D5_P | DMD_HSSI1_D7_P | DMD_HSSI0_D5_P |
| DMD_HSSI0_D5_N | DMD_HSSI0_D2_N | DMD_HSSI1_D5_N | DMD_HSSI1_D7_N | DMD_HSSI0_D5_N |
| DMD_HSSI0_D6_P | DMD_HSSI0_D1_P | DMD_HSSI1_D6_P | DMD_HSSI1_D4_P | DMD_HSSI0_D6_P |
| DMD_HSSI0_D6_N | DMD_HSSI0_D1_N | DMD_HSSI1_D6_N | DMD_HSSI1_D4_N | DMD_HSSI0_D6_N |
| DMD_HSSI0_D7_P | DMD_HSSI0_D0_P | DMD_HSSI1_D7_P | DMD_HSSI1_D5_P | DMD_HSSI0_D7_P |
| DMD_HSSI0_D7_N | DMD_HSSI0_D0_N | DMD_HSSI1_D7_N | DMD_HSSI1_D5_N | DMD_HSSI0_D7_N |
| DMD_HSSI1_D0_P | DMD_HSSI1_D0_P | DMD_HSSI0_D0_P | DMD_HSSI0_D6_P | DMD_HSSI1_D0_P |
| DMD_HSSI1_D0_N | DMD_HSSI1_D0_N | DMD_HSSI0_D0_N | DMD_HSSI0_D6_N | DMD_HSSI1_D0_N |
| DMD_HSSI1_D1_P | DMD_HSSI1_D1_P | DMD_HSSI0_D1_P | DMD_HSSI0_D7_P | DMD_HSSI1_D1_P |
| DMD_HSSI1_D1_N | DMD_HSSI1_D1_N | DMD_HSSI0_D1_N | DMD_HSSI0_D7_N | DMD_HSSI1_D1_N |
| DMD_HSSI1_D2_P | DMD_HSSI1_D2_P | DMD_HSSI0_D2_P | DMD_HSSI0_D4_P | DMD_HSSI1_D2_P |
| DMD_HSSI1_D2_N | DMD_HSSI1_D2_N | DMD_HSSI0_D2_N | DMD_HSSI0_D4_N | DMD_HSSI1_D2_N |
| DMD_HSSI1_D3_P | DMD_HSSI1_D3_P | DMD_HSSI0_D3_P | DMD_HSSI0_D5_P | DMD_HSSI1_D3_P |
| DMD_HSSI1_D3_N | DMD_HSSI1_D3_N | DMD_HSSI0_D3_N | DMD_HSSI0_D5_N | DMD_HSSI1_D3_N |
| DMD_HSSI1_D4_P | DMD_HSSI1_D4_P | DMD_HSSI0_D4_P | DMD_HSSI0_D2_P | DMD_HSSI1_D4_P |
| DMD_HSSI1_D4_N | DMD_HSSI1_D4_N | DMD_HSSI0_D4_N | DMD_HSSI0_D2_N | DMD_HSSI1_D4_N |
| DMD_HSSI1_D5_P | DMD_HSSI1_D5_P | DMD_HSSI0_D5_P | DMD_HSSI0_D3_P | DMD_HSSI1_D5_P |
| DMD_HSSI1_D5_N | DMD_HSSI1_D5_N | DMD_HSSI0_D5_N | DMD_HSSI0_D3_N | DMD_HSSI1_D5_N |
| DMD_HSSI1_D6_P | DMD_HSSI1_D6_P | DMD_HSSI0_D6_P | DMD_HSSI0_D0_P | DMD_HSSI1_D6_P |
| DMD_HSSI1_D6_N | DMD_HSSI1_D6_N | DMD_HSSI0_D6_N | DMD_HSSI0_D0_N | DMD_HSSI1_D6_N |
| DMD_HSSI1_D7_P | DMD_HSSI1_D7_P | DMD_HSSI0_D7_P | DMD_HSSI0_D1_P | DMD_HSSI1_D7_P |
| DMD_HSSI1_D7_N | DMD_HSSI1_D7_N | DMD_HSSI0_D7_N | DMD_HSSI0_D1_N | DMD_HSSI1_D7_N |



7.3.5 Program Memory Flash Interface

The DLPC6540 provides three external program memory chip selects for devices to access the program memory interface. These are detailed in Table 7-16.

Table 7-16. Program Memory Interface Chip Selects

| CHIP SELECT NAME | CHIP SELECT USE | DATA BUS WIDTH | ACCESS TIME | MAXIMUM SIZE SUPPORTED (1) |
|---------------------|---|----------------|-------------|-------------------------------|
| PM_CSZ_0 | Boot FLASH only - Required (2) | 16 bits | < = 120ns | 256Mb |
| PM_CSZ_1 | Additional Peripheral Device (or additional FLASH) - Optional | 16 bits | < = 120ns | 256Mb |
| PM_CSZ_2 | Additional Peripheral Device - Optional | 16 bits | < = 120ns | 256Mb |

⁽¹⁾ Using GPIO_47 as additional address bit

FLASH access timing is software programmable with up to 31 wait states. Additional information about read and write wait state timing is provided in Table 7-17 and Figure 7-1.

Table 7-17. Program Memory Wait State Timing

| PARAMETER | EQUATION (1) |
|--|--|
| T _{WSR} : Wait State Resolution | 6ns |
| Read Wait States (Number of Read Wait States for each CSz read access) | ROUNDUP(MAX(T _{ACC} , T _{CE} ,T _{OE})/T _{WSR-N}) (2) (3) |
| Write Wait States for T _{CS} and T _{AS} (Time from CS/Address activation to WRZ assertion) | ROUNDUP(MAX(T _{CS} +5ns, T _{AS} +5ns)/T _{WSR-N}) (2) |
| Write Wait States for T _{WP} and T _{DS} (Time from WRZ assertion to WEZ de-assertion) | ROUNDUP(MAX(T _{WP} +5ns, T _{DS} +5ns)/T _{WSR-N}) (2) |
| Write Wait States for T _{CH} and T _{DH} (Time from CS/Address activation to WRZ assertion) | ROUNDUP(MAX(T _{CH} +5ns, T _{DH} +5ns)/T _{WSR-N}) (2) |

- (1) a. T_{ACC}: Read Access Time (ADDR to DATA valid) (address valid to DATA valid)
 - b. T_{CE}: Read Access Time (CSZ to DATA valid) (chip select active to DATA valid)
 - c. T_{OE}: Read Access Time (OEZ to DATA valid) (output enable active to DATA valid)
 - d. T_{CS}: CSZ Setup Time (Writes) (chip select active before negedge(WEZ)
 - e. T_{CS}: Address Setup Time (Writes) (address valid before negedge(WEZ)
 - f. T_{AS}: Address Setup Time (Writes) (address valid before negedge(WEZ)
 - g. T_{WP}: Write Pulse Width (Writes) (WEZ active low time)
 - h. T_{DS} : Data Setup Time (Writes) (DATA valid before posedge(WEZ)
 - i. T_{CH}: CSZ Hold Time (Writes) (CSZ held active after posedge(WEZ)
 - j. T_{DH}: Data Hold Time (Writes) (DATA held valid after posedge(WEZ)
- (2) Requires a minimum of at least 1 wait state
- (3) Assumes a maximum single direction trace length of 90 mm (3.5 inches)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ Boot FLASH type supported is Standard NOR parallel FLASH, single or multi-bank.




Figure 7-1. Program Memory Interface Timing Diagram

7.3.6 GPIO Supported Functionality

The DLPC6540 provides 88 general purpose I/O that are available to support a variety of functions for many different product configurations. In general, most of these I/O pins support only one specific function based on a specific product configuration, although that function can be different for a different product configuration. Most of these I/O can also be made available for TI test and debug use. Each of the following GPIO tables provide product specific details on the allocated use of each of the GPIO for a specific supported product configuration.



Table 7-18. GPIO Supported Functionality - LED with DLPA3005 (1)

| GPIO | SIGNAL NAME | DESCRIPTION |
|---------|------------------------------|--|
| GPIO_00 | SSP1_SCLK (I) | SSP Master or Slave |
| GPIO_01 | SSP1_DI (I) | SSP Master or Slave |
| GPIO_02 | SSP1_DO (O) | SSP Master or Slave |
| GPIO_03 | SSP1_CSZ0 (I) | SSP Master or Slave |
| GPIO_04 | SSP1_CSZ1 (I) | SSP Master or Slave |
| GPIO_05 | SSP1_CSZ2 (I) | SSP Master or Slave |
| GPIO_06 | SAS_CLK (O) | |
| GPIO_07 | SAS_DI (I) | |
| GPIO_08 | SAS_DO (O) | |
| GPIO_09 | SAS_CSZ (O) | |
| GPIO_10 | SAS_INTGTR_EN (O) | |
| GPIO_11 | IIC1_SCL (B) | |
| GPIO_12 | IIC1_SDA (B) | |
| GPIO_13 | UART1_TXD (O) | |
| GPIO_14 | UART1_RXD (I) | |
| GPIO_15 | UART1_CTSZ (I) | |
| GPIO_16 | UART1_RTSZ (O) | |
| GPIO_17 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_18 | IR0 (I) | |
| GPIO_19 | IR1 (I) | |
| GPIO_20 | PWM-IN0 (I) | |
| GPIO_21 | PWM-IN1 (I) | |
| GPIO_22 | 3D LR (I) | For 3D applications: Left or right 3D reference (left = 1, right = 0). To be provided by the host when a 3D command is not provided. Must transition in the middle of each frame (no closer than 1 ms to the active edge of VSYNC) |
| GPIO_23 | LL_FAULT (O) | |
| GPIO_24 | LEDSEL_0 (O) | |
| GPIO_25 | LEDSEL_1 (O) | |
| GPIO_26 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_27 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_28 | Heartbeat (O) | |
| GPIO_29 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_30 | VBIAS_MON (I) | |
| GPIO_31 | HDMI_CEC (B) | |
| GPIO_32 | IIC2_SCL (B) | |
| GPIO_33 | IIC2_SDA (B) | |
| GPIO_34 | WRP_TRIG_OUT (O) | |
| GPIO_35 | DAO_DO_0 (O) | |



Table 7-18. GPIO Supported Functionality - LED with DLPA3005 (1) (continued)

| GPIO | SIGNAL NAME | DESCRIPTION (continued) |
|---------|--------------------------------|--|
| GPIO_36 | DAO_DO_1 (O) | |
| GPIO_37 | DAO_CLKOUT (O) | |
| GPIO_38 | HBT_DO (O) | |
| GPIO_39 | HBT_CLKOUT (O) | |
| GPIO_40 | SSP2_SCLK (I) | SSP Master |
| GPIO_41 | SSP2_DI (I) | SSP Master |
| GPIO_42 | SSP2_DO (O) | SSP Master |
| GPIO_43 | SSP2_CSZ0 (I) | SSP Master |
| GPIO_44 | SSP2_CSZ1 (I) | SSP Master |
| GPIO_45 | SSP2_CSZ2 (I) | SSP Master |
| GPIO_46 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_47 | PM_ADDR_23 (O) | |
| GPIO_48 | USB OTG Charge Pump Enable (O) | |
| GPIO_49 | SSP0_CSZ4 (O) | DLPA3005 |
| GPIO_50 | SSP0_CSZ3 (O) | |
| GPIO_51 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_52 | LED_Enable (O) | |
| GPIO_53 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_54 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_55 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_56 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_57 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_58 | I2C_BUSY (O) | |
| GPIO_59 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_60 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_61 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_62 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_63 | PROJ_ON (I) | |
| GPIO_64 | HOLD_BOOTZ (I) | |
| GPIO_65 | 4 way XPR (O) | |
| GPIO_66 | 4 way XPR (O) | |
| GPIO_67 | 4 way XPR (O) | |
| GPIO_68 | 4 way XPR (O) | |
| GPIO_69 | 4 way XPR (O) | |
| GPIO_70 | 4 way XPR (O) | |
| GPIO_71 | 4 way XPR (O) | |
| GPIO_72 | 4 way XPR (O) | |
| GPIO_73 | 4 way XPR (O) | |



Table 7-18. GPIO Supported Functionality - LED with DLPA3005 (1) (continued)

| GPIO | SIGNAL NAME | DESCRIPTION |
|---------|------------------------------|--|
| GPIO_74 | 4 way XPR (O) | |
| GPIO_75 | 4 way XPR (O) | |
| GPIO_76 | 4 way XPR (O) | |
| GPIO_77 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_78 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_79 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_80 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_81 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_82 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_83 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_84 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_85 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_86 | General Purpose Input/Output | Available for general host use via Host Commands |
| GPIO_87 | General Purpose Input/Output | Available for general host use via Host Commands |

⁽¹⁾ All GPIO that are listed as General Purpose Input/Output must be configured as an input, a standard output, or an open-drain output. This is set in the flash configuration. It is suggested that all unused General Purpose Input/Output GPIO should be configured as a logic zero output and be left unconnected, otherwise an external pull-up or pull-down will be required to avoid a floating input. It should be noted that the reset default for all GPIO is as an input signal. It should also be noted that an external pull-up (≤ 10kΩ) is required for each signal configured as open-drain output.

7.3.7 Debug Support

The DLPC6540 contains a test point output port, TSTPT_(7:0), which provides the Host with the ability to provide for Controller debug support. For initial debug operation, the four signals (TSTPT(3:0)) are sampled as inputs approximately 1.5 µs after PWRGOOD goes high (or after a system reset). Once their input state has been sampled and captured, this information is used to setup the initial test mode output state of the TSTPT_(7:0) bus. Table 7-19 defines the test mode selection for a few programmable output states for TSTPT_(7:0). Use the default state of 0000 (defined by the required external pulldown resistors) for normal operation (that is, no debug required).

To allow TI to make use of this debug capability, providing for the option of a jumper to an external pullup is recommended for TSTPT(3:0), as well as providing access to allow observation of the TSTPT bus outputs.

Table 7-19. Examples of Test Mode Selection Outputs Defined by TSTPT(3:0)⁽¹⁾

| | TSTPT(3:0) CAPTURED VALUES | | | |
|-----------------------|--|---------------------|----------------------------|--|
| TSTPT_(7:0) OUTPUT | 0000 (DEFAULT) (NO SWITCHING ACTIVITY) | 0101 CLOCK DEBUG | 1000 SYSTEM CALIBRATION | |
| TSTPT(0) | 0 | HIGH | Vertical Sync | |
| TSTPT(1) | 0 | 166.25 MHz | Delayed CW Index | |
| TSTPT(2) | 0 | 83.13 MHz | Sequence Index | |
| TSTPT(3) | 0 | 41.56 MHz | CW Spoke Test Point | |
| TSTPT(4) | 0 | 10.39 MHz | CW Revolution Test Point | |
| TSTPT(5) | 0 | 25.16 MHz | Reset Sequence Aux Bit 0 | |
| TSTPT(6) | 0 | 133.00 MHz | Reset Sequence Aux Bit 1 | |
| TSTPT(7) | 0 | HIGH | Reset Sequence Aux Bit 2 | |

(1) These are only the default output selections. Software can reprogram the selection at any time.

7.4 Device Operational Modes

The DLPC6540 has two operational modes which are enabled via software command via the Host control interface. These modes are Standby and Active.

7.4.1 Standby Mode

The system is powered up and active, however, most blocks within the Controller have been shut down to conserve power. Only the μ Processor and its peripherals are active (supporting a dormant projector waiting to be woken up). In this mode the DMD is parked and no image can be displayed.

7.4.2 Active Mode

The system is powered up and fully operational, capable of projecting internal or external source images.

7.4.2.1 Normal Configuration

This configuration enables the full functionality of the DLPC6540.



8 Power Supply Recommendations

8.1 Power Supply Management

The DLPA3005 manages power for the DLPC6540 and DMD. See Section 6.12 for all power sequencing and timing requirements.

8.2 Hot Plug Usage

While the V-by-One, FPD-Link, and USB interfaces support hot plug usage (i.e. these interfaces can be connected and disconnected while the DLPC6540 is powered), the controller itself (and any DMD connected to the system) do not support Hot Plug use. As such, power down the system prior to removing the controller or DMD from any system.

8.3 Power Supplies for Unused Input Source Interfaces

While certain product configurations cannot offer or make use of all of the available input source interfaces (e.g. V-by-One, FPD-Link), the power supplies that are associated with these unused input source interfaces must still be provided as if the interface was actually being used. The only concession is that the ferrite based isolation filters for these supplies can be simplified down to simple de-coupling caps.

8.4 Power Supplies

8.4.1 1.15-V Power Supplies

The DLPC6540 can support a low cost power delivery system with a single 1.15-V power source derived from a switching regulator. To enable this approach, provide typical bulk (e.g. 10 μ F, 22 μ F) and high frequency (e.g. 0.1 μ F) filtering for the core 1.15-V power rail (VDD115). Ensure that the high-frequency capacitors are evenly distributed amongst the power balls and that they are placed as close to the power balls as possible. Additional filtering must be provided for each of the uniquely defined 1.15-V power pins (e.g. VDD115_PLLMA, VAD115VX1). Filtering for the unique power pins is discussed further in Section 9.1 of this document.

8.4.2 1.21V Power Supply

The DLPC6540 can support a low cost power delivery system with a single 1.21V power source derived from a switching regulator. To enable this approach, provide typical bulk (e.g. 10 μ F, 22 μ F) and high frequency (e.g. 0.1 μ F) filtering for the 1.21-V power rail (VDD121_SCS). Place the high-frequency filtering capacitors as close as possible to the VDD121_SCS power balls.

8.4.3 1.8-V Power Supplies

The DLPC6540 can support a low cost power delivery system with a single 1.8-V power source derived from a switching regulator. To enable this approach, appropriate filtering must be provided for each of the uniquely defined 1.8-V power pins (e.g. VDD18 PLLMA, VAD18 VX1). See Section 9.1 for more information.

8.4.4 3.3-V Power Supplies

The DLPC6540 can support a low cost power delivery system with a single 3.3-V power source derived from a switching regulator. To enable this approach, provide typical bulk (e.g. 10 μ F, 22 μ F) and high frequency (e.g. 0.1 μ F) filtering for the main 3.3-V I/O power rail (VDD33). Ensure that the high-frequency capacitors are evenly distributed amongst the power balls and that they are placed as close to the power balls as possible. Additional filtering must be provided for each of the uniquely defined 3.3-V power pins (e.g. VAD33_USB, VDD33_FPD). This is discussed further in Section 9.1 of the document.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9 Layout

9.1 Layout Guidelines

9.1.1 General Layout Guidelines

In order to meet the thermal loads associated with the DLPC6540, TI recommends the following enhanced PCB design parameters.

- · A minimum of 4 power and ground planes
 - Power layers: 1-oz. copper; Ground layers: 2-oz. copper
 - Copper coverage: 90%
 - Top and bottom signal layers: minimum 0.5-oz copper
 - Internal signal layers: 1-oz copper
- Thermal copper ground planes beneath the thermal ball array of package containing a via farm with the following attributes
 - Thermal via quantity to ground plane = 64 (as 8x8 array)
 - Thermal via size = 0.229mm 0.25 mm (9mils 10 mils)
 - Thermal via plating thickness = 0.025 mm (1 mil) wall thickness

For signal integrity reasons, FR370HR or equivalent high performance epoxy laminate and repreg is also recommended.

9.1.2 Power Supply Layout Guidelines

The following filtering circuits are recommended for the power supply inputs listed below.

- VAD115 VX1
- VAD18 VX1
- VAD115 FPD
- VDD33 FPD
- VAD33_USB
- VDD18 SCS

Because the PBC layout is critical to the performance of the interfaces associated with these power supplies, it is vital that these power supplies be treated like an analog signal. Specifically:

- Place high-frequency components (such as ferrites and capacitors) as close to the power ball(s) as possible.
- Choose high-frequency ceramic capacitors (such as those with a value of 0.1 μF, 0.01 μF, and 100 nF) that
 have low ESR and ESL values. Design the leads as short as possible, and as such, place these capacitors
 under the package on the opposite side of the board.
- For each power pin, a single trace (as wide as possible) must be used from the controller to the capacitor and then through the series ferrite to the power source.
- For each power pin, add a 100-nF decoupling capacitor placed near the escape via. Add this decoupling capacitance to the capacitance recommended for filters. These are minimum recommendations, so different layouts could require additional capacitance.
- See Table 9-1 for the recommended series ferrite component for these supplies.




Figure 9-1. VAD115_VX1 (V-by-One) Recommended Filter






Figure 9-2. VAD18_VX1 (V-by-One) Recommended Filter




Figure 9-3. VAD115_FPD (FPD-Link) Recommended Filter




Figure 9-4. VDD33_FPD (FPD-Link) Recommended Filter




Figure 9-5. VAD33_USB (USB) Recommended Filter




Figure 9-6. VDD18_SCS (SCS DRAM) Recommended Filter

9.1.3 Layout Guidelines for Internal Controller PLL Power

The following guidelines are recommended to achieve the desired Controller performance relative to the internal PLLs. The DLPC6540 contains multiple internal PLLs which have dedicated 1.15-V supply pins and 1.8-V supply pins which are listed below:

- VDD115_PLLMA
- VDD115 PLLMB
- VAD115_PLLS

Submit Document Feedback

- VAD115_HSSI0_PLL
- VAD115_HSSI1_PLL

and

- VAD18_PLLMA
- VAD18_PLLMB

It is important that each of these 1.15-V and 1.8-V supply pins have individual high frequency filtering in the form of a ferrite bead and a 0.1-µF ceramic capacitor. Ensure that the impedance of the ferrite bead is much greater than that of the capacitor at frequencies above 10 MHz. Locate these components very close to the individual PLL power supply balls. Recommended values, topology, and layout examples are shown in Table 9-1, Figure 9-7 and Figure 9-8, and Figure 9-9 respectively.

Table 9-1. Recommended PLL and Crystal Power Supply Filter Components

| COMPONENT | PARAMETER | RECOMMENDED VALUE | UNIT |
|-----------------|----------------------|-------------------|------|
| Shunt capacitor | Capacitance | 0.1 | μF |
| Series ferrite | Impedance at 100 MHz | > 100 | Ω |
| Selies lettile | DC Resistance | < 0.40 | Ω |




Figure 9-7. 1.15-V PLL Power Supply Filter Topology




Figure 9-8. 1.8-V PLL Power Supply Filter Topology

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






Figure 9-9. PLL Power Supply Filter Layout Examples


Since the PCB layout is critical to PLL performance, it is vital that the PLL power is treated like an analog signal. Additional design guidelines are as follows:

- Place all filter components as close to possible to each of the PLL supply package pins.
- Keep the leads of the high-frequency capacitors as short as possible, and as such, it is recommended that these capacitors be placed under the package on the opposite side of the board.
- Use a surface mount capacitor that is of high quality, low ESR, and monolithic.
- For each PLL power pin, a single trace (as wide as possible) must be used from the DLPC6540 to the capacitor and then through the series ferrite to the power source.

9.1.4 Layout Guideline for DLPC6540 Reference Clock

The DLPC6540 requires two external reference clocks to feed its internal PLLs. A crystal or oscillator can supply these references. The recommended crystal configurations and reference clock frequencies are listed in Table 9-2, with additional required discrete components shown in Figure 9-10 and defined in Table 9-2.





C_L = Crystal load capacitance

R_{FB} = Feedback Resistor

Figure 9-10. Discrete Components Required for Crystal

9.1.4.1 Recommended Crystal Oscillator Configuration

Table 9-2. Recommended Crystal Configurations

| PARAMETER CRYSTAL A CRYSTAL B UNIT | | | | | | | |
|---|--|--|-----|--|--|--|--|
| Crystal circuit configuration | Parallel resonant | Parallel resonant | 0 | | | | |
| Crystal type | Fundamental (first harmonic) | Fundamental (first harmonic) | | | | | |
| Crystal nominal frequency | 40 | 38 | MHz | | | | |
| Crystal frequency tolerance (1) | ±100 (200 p-p max) | ±100 (200 p-p max) | PPM | | | | |
| Crystal equivalent series resistance (ESR) | 60 (Max) | 60 (Max) | Ω | | | | |
| Crystal load capacitance | 20 (Max) | 20 (Max) | pF | | | | |
| Crystal Shunt Load capacitance | 7 (Max) | 7 (Max) | pF | | | | |
| Temperature range | -40°C to +85°C | -40°C to +85°C | °C | | | | |
| Drive level | 100 (Nominal) | 100 (Nominal) | μW | | | | |
| R _{FB} feedback resistor (nominal) | 1 Meg (Nominal) | 1 Meg (Nominal) | Ω | | | | |
| C _{L1} external crystal load capacitor | See equation in ⁽²⁾ . | See equation in ⁽²⁾ . | pF | | | | |
| C _{L2} external crystal load capacitor | See equation in ⁽³⁾ . | See equation in ⁽³⁾ . | pF | | | | |
| PCB layout | A ground isolation ring around the crystal is recommended. | A ground isolation ring around the crystal is recommended. | | | | | |

⁽¹⁾ Crystal frequency tolerance to include accuracy, temperature, aging, and trim sensitivity. These are typically specified separately and the sum of all required to meet this requirement.

⁽²⁾ CL1 = 2 × (CL – Cstray_pll_refclk_i), where: Cstray_pll_refclk_i = Sum of package and PCB stray capacitance at the crystal pin associated with the Controller pin REFCLKx_I. See Table 9-3.

⁽³⁾ CL2 = 2 × (CL – Cstray_pll_refclk_o), where: Cstray_pll_refclk_o = Sum of package and PCB stray capacitance at the crystal pin associated with the Controller pin REFCLKx_O. See Table 9-3.



Table 9-3. Crystal Pin Capacitance

| | PARAMETER | | | MAX | UNITS |
|----------------------|---|-----|-----|-----|-------|
| Cstray_pll_refclkA_i | Sum of package and PCB stray capacitance at REFCLKA_I | 4.5 | | pF | |
| Cstray_pll_refclkA_o | Sum of package and PCB stray capacitance at REFCLKA_O | 4.5 | | pF | |
| Cstray_pll_refclkB_i | Sum of package and PCB stray capacitance at REFCLKB_I | | 4.5 | | pF |
| Cstray_pll_refclkB_o | Sum of package and PCB stray capacitance at REFCLKB_O | | 4.5 | | pF |

The crystal circuits in the DLPC6540 have dedicated power (VAD33 OSCA and VAD33 OSCB) pins, with the recommended filtering for each shown in Figure 9-11, and recommended values shown in Table 9-1.




Figure 9-11. Crystal Power Supply Filtering

Table 9-4. DLPC6540 Recommended Crystal Parts

| i anio o il Ball dobi o i todoli ili oli ali o | | | | | | | |
|--|---------------------------|----------------------|--|----------|---------------------|--------------------------|----------------|
| MANUFACTURER | PART NUMBER | NOMINAL FREQUENCY | FREQUENCY TOLERANCE, FREQUENCY STABILITY, AGING/YEAR | ESR | LOAD CAPACITANCE | OPERATING TEMPERATURE | DRIVE LEVEL |
| | | | Freq Tolerance: ±20 ppm | | | | |
| TXC | 7M38070001 ⁽¹⁾ | 38 MHz | Freq Stability: ±20 ppm | 30-Ω max | 12 pF | –40°C to +85°C | 100 μW |
| | | | Aging/Year: ±3 ppm | | | | |
| | | | Freq Tolerance: ±20 ppm | | | | |
| TXC | 7M40070041 ⁽²⁾ | 40 MHz | Freq Stability: ±20 ppm | 30-Ω max | 12 pF | –40°C to +85°C | 100 μW |
| | | | Aging/Year: ±3 ppm | | | | |

- This device requires an R_S resistor with value = 0. This device requires an R_S resistor with value = 0.

9.1.5 V-by-One Interface Layout Considerations

The DLPC6540 V-by-One SERDES differential interface waveform quality and timing is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

DLPC6540 I/O timing parameters, V-by-One transmitter timing parameters, as well as Thine specific timing requirements can be found in their corresponding data sheets. PCB routing mismatch can be budgeted and met through controlled PCB routing. PCB related requirements for V-by-One are provided in Table 9-5 as a starting point for the customer.

| Table 9-5. V-by-One Interface PB | C Related Re | quirements | ; (1) |
|----------------------------------|--------------|------------|-------|
| | MIN | TYP | MAX |
| (| | | |

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|-----|-----|-------|------|
| Intra-lane cross-talk (between VX1_DATAx_P and VX1_DATAx_N) | | | < 1.5 | mVpp |
| Inter-lane cross-talk (between data lane pairs) | | | < 1.5 | mVpp |
| Cross-talk between data lanes and other signals | | | < 1.5 | mVpp |
| Intra-lane skew | | | < 40 | ps |
| Inter-lane skew | | | < 5 | UI |
| Differential Impedance | 90 | 100 | 110 | Ω |

⁽¹⁾ If using the minimum trace width and spacing to escape the Controller ball field, widening these out after escape is desirable if practical to achieve the target 100 Ω impedance (e.g. to reduce transmission line losses).

Additional V-by-One layout guidelines:

- Route the differential signal pairs on the top layer of the PBC to minimize the number of vias. Limit the number of necessary vias to two.
- Route differential signal pairs over a single ground or power plane using a Micro-strip line configuration. Ground guard traces are also recommended.
- Do not route the differential signal pairs over the slit of power or ground planes.
- Minimize the trace length mismatch for each pair, and between each pair, in order to meet the skew requirements.
- Ensure that the bend angles associated with the differential signal pairs are between 135° and 225°(See Figure 9-12).




Figure 9-12. V-by-One Routing Example

9.1.6 USB Interface Layout Considerations

The DLPC6540 USB differential interface waveform quality and timing is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

DLPC6540 I/O timing parameters, USB transmitter and receiver timing parameters, as well as USB specific timing requirements can be found in their corresponding data sheets. PCB routing mismatch can be budgeted and met through controlled PCB routing. PCB related requirements for USB are provided in Table 9-6 as a starting point for the customer.

| Table 9-6. US | B Interface | PBC Related | Requirements | (1)(2) |
|----------------------|-------------|-------------|--------------|--------|
|----------------------|-------------|-------------|--------------|--------|

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|--------|-----|--------|------|
| Cross-talk between data lane (USB_DAT_P, USB_DAT_N) and other signals | | | < 1.5 | mVpp |
| Intra-lane skew (USB_DAT_P, USB_DAT_N) | | | < 20 | ps |
| Differential Impedance (USB_DAT_P, USB_DAT_N) | 76.5 | 90 | 103.5 | Ω |
| Single Mode impedance (USB_DAT_P, USB_DAT_N) | | 45 | | Ω |
| Common Mode Impedance (USB_DAT_P, USB_DAT_N) | 21 | 30 | 39 | Ω |
| Parasitic resistance (USB_DAT_P, USB_DAT_N) | | | ≤ 0.5 | Ω |
| Total capacitance (USB_DAT_P, USB_DAT_N) | | | < 4 | pF |
| Differences of trace capacitance between USB_DAT_P, USB_DAT_N | | | < 1 | pF |
| TXRTUNE resistor | 172.26 | 174 | 175.74 | Ω |

- (1) If using the minimum trace width and spacing to escape the Controller ball field, widening these out after escape is desirable if practical to achieve the target 100 Ω impedance (e.g. to reduce transmission line losses).
- (2) One pcb layout example for the differential pair is shown in Figure 9-13

Additional layout guidelines for USB DAT P/USB DAT N:

- Route the differential signal pairs on the top layer of the PBC to minimize the number of vias. Limit the number of necessary vias to two.
- Route differential signal pairs over a single ground or power plane using a Micro-strip line configuration.
 Ground guard traces are also recommended.
- Do not route the differential signal pairs over the slit of power or ground planes.
- Minimize the trace length mismatch for each pair, and between each pair, in order to meet the skew requirements.
- Ensure that the bend angles associated with the differential signal pair are between 135° and 225°. (See Figure 9-14).
- Minimize the length where the differential signal pair are parallel to clocks or digital signals.
- Do not route the differential signal pair under an IC that uses a quartz crystal, oscillator, clock synchronization circuit, magnetic device, or clock.




Figure 9-13. USB Layout Example

Figure 9-14. USB Routing Example

Additional USB layout guidelines for TXRTUNE

- Use the shortest possible connection lengths for the resistor between TXRTUNE and ground.
- · Use ground layer and ground guard traces to shield the wires and resistor.

9.1.7 DMD Interface Layout Considerations

The DLPC6540 controller HSSI differential interface waveform quality and timing is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

DLPC6540 I/O timing parameters as well as DMD I/O timing parameters can be found in their corresponding data sheets. Similarly, PCB routing mismatch can be budgeted and met through controlled PCB routing. PCB design recommendations are provided in Table 9-7, Figure 9-15, and the paragraph below as a starting point for the customer.

Table 9-7. PCB Recommendations for DMD Interface (1)(2)

| PARAMETER | | MIN | MAX | UNIT |
|------------------|------------------------------|------|-----|------|
| T _W | Trace Width | 5.7 | | mils |
| T _S | Intra-lane Trace Spacing | 5.3 | | mils |
| T _{SPP} | Inter-lane trace spacing (3) | 48.3 | | mils |

- (1) Recommendations to achieve the desired nominal differential impedance as specified by R_{DIFF} in Section 6.7.
- (2) These parameters show recommendations based on the micro-strip design shown in Figure 9-15. This design minimizes signal loss to support longer trace lengths at the expense of electromagnetic interference (EMI). The designer has the option to use of a stripline design for shorter trace lengths and to target minimizing EMI at the expense of signal loss.
- (3) A reduced inter-lane spacing can be used to escape the Controller ball field, however, widen this spacing to at least the stated minimum after escape.



Figure 9-15. DMD Differential Layout Recommendations

Additional DMD interface layout guidelines:

- Route the differential signal pairs on the top layer of the PBC to minimize the number of vias. Limit the
 number of necessary vias to two. If two are required, place one at each end of the line (one at the controller
 and one at the DMD).
- Route the differential signal pairs over a single ground or power plane using a Micro-strip line configuration.
- Do not route the differential signal pairs over the slit of power or ground planes.
- Ensure the bend angles associated with the differential signal pairs are between 135° and 225°.
- Route the single-ended signal in a way that to minimizes the number of vias required. Limit the number of
 necessary vias to two. If two are required, place one at each end of the line (one at the controller and one at
 the DMD).
- Avoid stubs.
- No external termination resistors are required on the DMD HSSI or DMD LS differential signals.

Copyright © 2022 Texas Instruments Incorporated



- Include a series termination resistor (with a value of 30.1 Ω, for example) to the DMD_LS0_RDATA and DMD_LS1_RDATA single-ended signal paths. Place the resistor as close as possible to the corresponding DMD pin.
- The DMD_DEN_ARSTZ does not typically require a series resistor, however, for a long trace, one might be needed to reduce undershoot or overshoot.

9.1.8 General Handling Guidelines for Unused CMOS-Type Pins

To avoid potential damage to unused video source inputs and unused GPIO, the instructions specifically noted in the associated *Section 5* must be followed. For those unused inputs without specific instructions, TI recommends that these input pins be tied through a pullup resistor to its associated power supply or a pulldown to ground. Unused output-only pins can remain open. Never tie unused output-only pins directly to power or ground. For controller inputs with an internal pullup or pulldown resistor, it is unnecessary to add an external pullup or pulldown unless specifically recommended. Internal pullup and pulldown resistors are weak and cannot be expected to drive the external line. When external pullup or pulldown resistors are needed for pins that have built-in weak pullups or pulldowns, use the value specified in Table 5-14.

There are also power supply considerations that must be followed for any unused video sources. These are detailed in Section 8.3.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



9.1.9 Maximum Pin-to-Pin, PCB Interconnects Etch Lengths

Table 9-8. Max Pin-to-Pin PCB Interconnect Recommendations - DMD

| Table 9-8. Max Pin-to-Pin PCB Interconnect Recommendations - DMD Controller INTERFACE SIGNAL INTERCONNECT TOPOLOGY (1) (2) (3) | | | | |
|---|---------------------------------------|--|--------------|--|
| DMD | SINGLE BOARD SIGNAL ROUTING LENGTH | MULTI-BOARD SIGNAL ROUTING LENGTH | UNIT | |
| DMD_HSSI0_CLK_P DMD_HSSI0_CLK_N | 10 (254) | Controller PCB: 2 (50.8) DMD PCB: 4 (101.6) Flex: 10 (254) | inch (mm) | |
| DMD_HSSI0_D0_P DMD_HSSI0_D0_N | | | | |
| DMD_HSSI0_D1_P DMD_HSSI0_D1_N | | | | |
| DMD_HSSI0_D2_P DMD_HSSI0_D2_N | | | | |
| DMD_HSSI0_D3_P DMD_HSSI0_D3_N | 10 (254) | Controller PCB: 2 (50.8) DMD PCB: 4 (101.6) | inch (mm) | |
| DMD_HSSI0_D4_P DMD_HSSI0_D4_N | | Flex: 10 (254) | , | |
| DMD_HSSI0_D5_P DMD_HSSI0_D5_N | | | | |
| DMD_HSSI0_D6_P DMD_HSSI0_D6_N | | | | |
| DMD_HSSI0_D7_P DMD_HSSI0_D7_N | | | | |
| DMD_HSSI1_CLK_P DMD_HSSI1_CLK_N | 10 (254) | Controller PCB: 2 (50.8) DMD PCB: 4 (101.6) Flex: 10 (254) | inch (mm) | |
| DMD_HSSI1_D0_P DMD_HSSI1_D0_N | | | | |
| DMD_HSSI1_D1_P DMD_HSSI1_D1_N | | | | |
| DMD_HSSI1_D2_P DMD_HSSI1_D2_N | | | | |
| DMD_HSSI1_D3_P DMD_HSSI1_D3_N | 10 (254) | Controller PCB: 2 (50.8) DMD PCB: 4 (101.6) | inch (mm) | |
| DMD_HSSI1_D4_P DMD_HSSI1_D4_N | | Flex: 10 (254) | , | |
| DMD_HSSI1_D5_P DMD_HSSI1_D5_N | | | | |
| DMD_HSSI1_D6_P DMD_HSSI1_D6_N | | | | |
| DMD_HSSI1_D7_P DMD_HSSI1_D7_N | | | | |
| DMD_LS0_CLK_P DMD_LS0_CLK_N | 18 (457.2) | 18 (457.2) | inch (mm) | |
| DMD_LS0_WDATA_P DMD_LS0_WDATA_N | 18 (457.2) | 18 (457.2) | inch (mm) | |
| DMD_LS1_CLK_P DMD_LS1_CLK_N | 18 (457.2) | 18 (457.2) | inch (mm) | |
| DMD_LS1_WDATA_P DMD_LS1_WDATA_N | 18 (457.2) | 18 (457.2) | inch (mm) | |
| DMD_LS0_RDATA | 18 (457.2) | 18 (457.2) | inch (mm) | |
| DMD_LS1_RDATA | 18 (457.2) | 18 (457.2) | inch (mm) | |



Table 9-8. Max Pin-to-Pin PCB Interconnect Recommendations - DMD (continued)

| Controller INTERFACE | SIGNAL INTERCONNI | ECT TOPOLOGY (1) (2) (3) | |
|----------------------|---------------------------------------|--------------------------------------|--------------|
| DMD | SINGLE BOARD SIGNAL ROUTING LENGTH | MULTI-BOARD SIGNAL ROUTING LENGTH | UNIT |
| DMD_DEN_ARSTZ | N/A | N/A | inch (mm) |

- (1) Max signal routing length includes escape routing.
- (2) Multi-board DMD routing lengths shown are the combination that was analyzed by TI.
- (3) Due to board variations, create a SPICE simulation for all board designs with the Controller IBIS models to ensure signal routing lengths do not exceed signal requirements.

Table 9-9. High Speed PCB Signal Routing Matching Requirements

| SIGNAL GROUP LENGTH MATCHING (1) (2) | | | | |
|--------------------------------------|------------------------------------|--------------------------------|-------------------|--------------|
| NTERFACE | SIGNAL GROUP | REFERENCE SIGNAL | MAX MISMATCH (3) | UNIT |
| | DMD_HSSI0_D0_P DMD_HSSI0_D0_N | | | |
| | DMD_HSSI0_D1_P DMD_HSSI0_D1_N | | | |
| | DMD_HSSI0_D2_P DMD_HSSI0_D2_N | | | |
| DMD ⁽⁴⁾ | DMD_HSSI0_D3_P DMD_HSSI0_D3_N | DMD_HSSI0_CLK_P | ±1.0 | inch |
| DMD (4) | DMD_HSSI0_D4_P DMD_HSSI0_D4_N | DMD_HSSI0_CLK_N | (±25.4) | (mm) |
| | DMD_HSSI0_D5_P DMD_HSSI0_D5_N | | | |
| | DMD_HSSI0_D6_P DMD_HSSI0_D6_N | | | |
| | DMD_HSSI0_D7_P DMD_HSSI0_D7_N | | | |
| DMD ⁽⁵⁾ | DMD_HSSI0_x_P | DMD_HSSI0_x_N | ±0.01 (±0.254) | inch (mm) |
| | DMD_HSSI1_D0_P DMD_HSSI1_D0_N | | | |
| | DMD_HSSI1_D1_P DMD_HSSI1_D1_N | | ±1.0 (±25.4) | |
| | DMD_HSSI1_D2_P DMD_HSSI1_D2_N | | | |
| DMD ⁽⁴⁾ | DMD_HSSI1_D3_P DMD_HSSI1_D3_N | DMD_HSSI1_CLK_P | | inch |
| DIVID V | DMD_HSSI1_D4_P DMD_HSSI1_D4_N | DMD_HSSI1_CLK_N | | (mm) |
| | DMD_HSSI1_D5_P DMD_HSSI1_D5_N | | | |
| | DMD_HSSI1_D6_P DMD_HSSI1_D6_N | | | |
| | DMD_HSSI1_D7_P DMD_HSSI1_D7_N | | | |
| DMD ⁽⁵⁾ | DMD_HSSI1_x_P | DMD_HSSI1_x_N | ±0.01 (±0.254) | inch (mm) |
| DMD (6) | DMD_HSSI0_CLK_P | DMD_HSSI1_CLK_P | ±0.05 (±1.27) | inch (mm) |
| DMD ⁽⁶⁾ | DMD_HSSI0_CLK_N | DMD_HSSI1_CLK_N | ±0.05 (±1.27) | inch (mm) |
| DMD ⁽⁴⁾ | DMD_LS0_WDATA_P DMD_LS0_WDATA_N | DMD_LS0_CLK_P DMD_LS0_CLK_N | ±1.0 (±25.4) | inch (mm) |

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Table 9-9. High Speed PCB Signal Routing Matching Requirements (continued)

| rable of thigh opecan ob orginal reducing matering redundations (continued) | | | | | | | | |
|---|------------------------------------|--------------------------------|--------------------|--------------|--|--|--|--|
| SIGNAL GROUP LENGTH MATCHING (1) (2) | | | | | | | | |
| INTERFACE | SIGNAL GROUP | REFERENCE SIGNAL | MAX MISMATCH (3) | inch (mm) | | | | |
| DMD ⁽⁵⁾ | DMD_LS0_x_P | DMD_LS0_x_N | ±0.025 (±0.635) | | | | | |
| DMD ⁽⁴⁾ | DMD_LS1_WDATA_P DMD_LS1_WDATA_N | DMD_LS1_CLK_P DMD_LS1_CLK_N | ±1.0 (±25.4) | inch (mm) | | | | |
| DMD ⁽⁵⁾ | DMD_LS1_x_P | DMD_LS1_x_N | ±0.025 (±0.635) | inch (mm) | | | | |
| DMD | DMD_LS0_RDATA DMD_LS1_RDATA | N/A | N/A ⁽⁷⁾ | inch (mm) | | | | |
| DMD | DMD_DEN_ARSTZ | N/A | N/A | inch (mm) | | | | |

- (1) These routing requirements are specific to the PCB routing. Internal package routing mismatches in the DLPC6540 and DLP471TP have already been accounted for in these requirements.
- (2) Training is applied to DMD HS data lines, so defined matching requirements are slightly relaxed.
- (3) This requirement must be maintained from the Controller to the DMD, even if the signals traverse multiple boards.
- (4) This is an inter-pair specification (that is, differential pair to differential pair within the group).
- (5) This is an intra-pair specification (that is, length mismatch between P and N for the same pair). This is applicable to both clock and data.
- (6) This is a channel to channel skew specification.
- (7) The low speed read control interface from the DMD is single ended, and makes use of the differential write clock. As such, a routing mismatch between these is not applicable.

9.2 Thermal Considerations

The underlying thermal requirement for the DLPC6540 is that the maximum operating junction temperature (T_J) not be exceeded (defined in the *Section 6.3*). This temperature is dependent on operating ambient temperature, heatsink, airflow, PCB design (including the component layout density and the amount of copper used), power dissipation of the DLPC6540, and power dissipation of surrounding components. The DLPC6540's package is designed to extract heat via the package heat slug to the heatsink, via the thermal balls, and through the power and ground planes of the PCB. Thus, heatsink, copper content, and airflow over the PCB are important factors.

The recommended maximum operating ambient temperature (T_A) is provided primarily as a design target and is based on maximum DLPC6540 power dissipation and $R_{\theta JA}$ at 0 m/s,1 m/s, and 2 m/s of forced airflow, where $R_{\theta JA}$ is the thermal resistance of the package as measured using the test board described in Section 9.1.1. This test PCB is not necessarily representative of the customers PCB and thus the reported thermal resistance can differ from the actual product application. Although the actual thermal resistance can be different, it is the best information available during the design phase to estimate thermal performance. TI highly recommends that once the host PCB is designed and built that the thermal performance be measured and validated.

To do this, measure the top center case temperature under the worse case product scenario (max power dissipation, max voltage, max ambient temperature) and validate that the maximum recommended case temperature (T_C) is not exceeded. This specification is based on the measured ϕ_{JT} for the DLPC6540 package and provides a relatively accurate correlation to junction temperature. Take care when measuring this case temperature to prevent accidental cooling of the package surface. TI recommends a small (approximately 40 gauge) thermocouple. Ensure that the bead and thermocouple wire contact the top of the package. Cover the bead and thermocouple wire with a minimal amount of thermally conductive epoxy. Route the wires closely along the package and the board surface to avoid cooling the bead through the wires.



10 Device and Documentation Support


10.1 Device Support

10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.1.2 Device Nomenclature

10.1.2.1 Device Markings



Marking Definitions:

Line 1: TI Part Number: Engineering

Samples

X = Engineering Samples DLPC6540 = Device ID

blank or A, B, C ... = Part Revision

ZDC = Package designator

TI Part Number: Production DLPC6540 = Device ID

blank or A, B, C ... = Part Revision

ZDC = Package designator

Line 2: Vendor Information

Vendor Country Year and Week Line 3: code

YY = Year

WW = Week

Line 4: Vendor Lot and Trace Code

LLLLL = Lot code TTTT = Trace code

10.1.2.2 Package Data

Table 10-1. Package Information

| PARAMETER | VALUE | UNITS | |
|----------------------------------|------------------------|-----------------|--|
| Number of balls (signal/thermal) | 612 / 64 | | |
| Ball pitch | 1.00 | mm | |
| UBM (under bump metallurgy) | 0.48 (See Figure 10-1) | mm | |
| BPD (ball pad diameter) | 0.58 (See Figure 10-1) | mm | |
| Body dimension | See Mechanical Drawing | mm | |
| Mold compound dimensions | See Mechanical Drawing | mm | |
| Package volume class | 350 - 2000 (J-STD-20D) | mm ³ | |
| Approximate weight | 5.64 | g | |
| Substrate circuit | Pb-free | | |
| Package balls | Pb-free | | |
| Solder paste | Pb-free | | |

Table 10-1, Package Information (continued)

| rabio io iii abiago information (continuou) | | | | | |
|---|---|-------|--|--|--|
| PARAMETER | VALUE | UNITS | | | |
| Solder profile | T _C =250°C, T _P = 253°C (J-STD-20D) | | | | |
| Moisture sensitivity level | MSL Level 3 (J-STD-20D) | | | | |
| Solder ball composition | SAC305 | | | | |
| Wirebond | Cu | | | | |
| Mounting technique | a) Hot air reflow (including the combination of long and/or medium infrared ray reflow) b) Long or medium infrared ray reflow | | | | |




Figure 10-1. Package Ball Parameters

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

BrilliantColor[™] and TI E2E[™] are trademarks of Texas Instruments.

V-by-One® is a registered trademark of THine Electronics, Inc.

Arm® and Cortex® are registered trademarks of Arm Limited.

DLP® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10.6.1 Video Timing Parameter Definitions

Active Lines Per Frame Defines the number of lines in a frame containing displayable data: ALPF is a subset (ALPF) of the TLPF.

Active Pixels Per Line Defines the number of pixel clocks in a line containing displayable data: APPL is a (APPL) subset of the TPPL.



Horizontal Back Porch (HBP) Blanking

Number of blank pixel clocks after horizontal sync but before the first active pixel. Note: HBP times are reference to the leading (active) edge of the respective sync signal.

Horizontal Front Porch (HFP) Blanking

Number of blank pixel clocks after the last active pixel but before Horizontal Sync.

Horizontal Sync (HS)

Timing reference point that defines the start of each horizontal interval (line). The absolute reference point is defined by the active edge of the HS signal. The active edge (either rising or falling edge as defined by the source) is the reference from which all horizontal blanking parameters are measured.

Total Lines Per Frame (TLPF)

Defines the vertical period (or frame time) in lines: TLPF = Total number of lines per frame (active and inactive).

Total Pixel Per Line (TPPL)

Defines the horizontal line period in pixel clocks: TPPL = Total number of pixel clocks per line (active and inactive).

Vertical Sync (VS)


Timing reference point that defines the start of the vertical interval (frame). The absolute reference point is defined by the active edge of the VS signal. The active edge (either rising or falling edge as defined by the source) is the reference from which all vertical blanking parameters are measured.

Vertical Back Porch (VBP) Blanking

Number of blank lines after vertical sync but before the first active line.

Vertical Front Porch (VFP) Blanking

Number of blank lines after the last active line but before vertical sync.





11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




ZDC0676A



PACKAGE OUTLINE

PBGA - 2.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

ZDC0676A

PBGA - 2.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SSZA002 (www.ti.com/lit/ssza002).






EXAMPLE STENCIL DESIGN

ZDC0676A

PBGA - 2.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 17-Jul-2021

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------|-------------------------------|---------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| DLPC6540ZDC | ACTIVE | BGA | ZDC | 676 | 27 | TBD | Call TI | Call TI | 0 to 70 | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SSZA002 (www.ti.com/lit/ssza002).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated