

CY7C68053

MoBL-USB™ FX2LP18 USB **Microcontroller**

Features

- USB 2.0 9 V USB-IF high speed and full speed compliant (TID# 40000188)
- Single-chip integrated USB 2.0 transceiver, smart SIE, and enhanced 8051 microprocessor
- Ideal for mobile applications (cell phone, smart phones, PDAs, MP3 players)
	- ❐ Ultra low power
	- ❐ Suspend current: 20 µA (typical)
- Software: 8051 Code runs from: ❐ Internal RAM, which is loaded from EEPROM
- 16 kBytes of on-chip code/data RAM
- Four programmable BULK/INTERRUPT/ISOCHRONOUS endpoints
	- ❐ Buffering options: double, triple, and quad
- Additional Programmable (BULK/INTERRUPT) 64-Byte Endpoint
- 8 or 16-Bit External Data Interface
- Smart Media Standard ECC Generation
- GPIF (General Programmable Interface)
	- ❐ Allows direct connection to most parallel interface
	- ❐ Programmable waveform descriptors and configuration registers to define waveforms
	- ❐ Supports multiple Ready and Control outputs

Logic Block Diagram

- Integrated, Industry Standard Enhanced 8051 ❐ 48 MHz, 24 MHz, or 12 MHz CPU operation
	- ❐ Four clocks per instruction cycle
- ❐ Three counter/timers
- ❐ Expanded interrupt system
- ❐ Two data pointers
- 1.8 V Core Operation
- 1.8 V to 3.3 V I/O Operation
- Vectored USB Interrupts and GPIF/FIFO Interrupts
- Separate Data Buffers for Setup and Data Portions of a CONTROL Transfer
- Integrated I²C Controller, runs at 100 or 400 kHz
- Four Integrated FIFOs
	- ❐ Integrated glue logic and FIFOs lower system cost
- ❐ Automatic conversion to and from 16-bit buses
- ❐ Master or slave operation
- ❐ Uses external clock or asynchronous strobes
- ❐ Easy interface to ASIC and DSP ICs
- Available in Industrial Temperature Grade
- Available in one Pb-free Package with up to 24 GPIOs ❐ 56-pin VFBGA (24 GPIOs)

Document Number: 001-06120 Rev *M Revised April 28, 2017

Cypress Semiconductor Corporation · 198 Champion Court · San Jose, CA 95134-1709 · 408-943-2600

More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com/?source=PSoC5LP_Datasheet) to help you to select the right device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [AN65209](http://www.cypress.com/?rID=48371) [- Getting Started with FX2LP.](http://www.cypress.com/?rID=48371)

- Overview: [USB Portfolio](http://www.cypress.com/?id=167), [USB Roadmap](http://www.cypress.com/?rID=94780)
- USB 3.0 Product Selectors: [FX2LP,](http://www.cypress.com/?id=193) [AT2LP](http://www.cypress.com/?id=191), [NX2LP-Flex,](http://www.cypress.com/?id=196) [SX2](http://www.cypress.com/?id=4242)
- Application notes: Cypress offers a large number of USB application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with FX3 are:
	- ❐ [AN65209 -](http://www.cypress.com/?rID=48371) Getting Started with FX2LP
	- □ [AN15652 -](http://www.cypress.com/documentation/application-notes/an15652-interfacing-cypress-mobl-usb-fx2lp18-intel-pxa27x-processor) Interfacing a Cypress MoBL-USB[™] FX2LP18 with an Intel PXA27x Processor
	- □ [AN6076 -](http://www.cypress.com/documentation/application-notes/an6076-differences-between-ez-usb-fx2lp-and-mobl-usb-fx2lp18) Differences between EZ-USB[®] FX2LP[™] and MoBL-USB™ FX2LP18
	- ❐ For complete list of Application notes, [click here](http://www.cypress.com/?id=193&rtID=76)
- Code Examples: ❐ [USB Hi-Speed](http://www.cypress.com/?rID=101782)
- Technical Reference Manual (TRM): □ MoBL-USB[™] FX2LP18 Technical Reference Manual
- Reference Designs:
	- ❐ [CY4661 External USB Hard Disk Drives \(HDD\) with Finger](http://www.cypress.com/?rID=14410)print Authentication Security
	- ❐ [FX2LP DMB-T/H TV Dongle Reference Design](http://www.cypress.com/?rID=37775)
- Models: [IBIS](http://www.cypress.com/search/all/cy7c68053%20ibis)

MoBL-USB FX2LP18 Development Kit

The CY3687 MoBL-USB™ FX2LP18 Development Kit is a complete development resource for FX2LP18. It provides a platform to develop and test custom projects using FX2LP18. The development kit contains collateral materials for the firmware, hardware, and software aspects of a design using FX2LP18.

GPIF™ II Designer

FX2LP™ General Programmable Interface (GPIF) provides an independent hardware unit, which creates the data and control signals required by an external interface. FX2LP GPIF Designer allows users to create and modify GPIF waveform descriptors for EZ-USB FX2/ FX2LP family of chips using a graphical user interface. Extensive discussion of general GPIF discussion and programming using GPIF Designer is included in [FX2LP18 Technical Reference Manual](http://www.cypress.com/documentation/technical-reference-manuals/mobl-usb-fx2lp18-technical-reference-manual) and GPIF Designer User Guide, distributed with GPIF Designer. [AN66806](http://www.cypress.com/?rID=12937) - Getting Started with EZ-USB[®] FX2LP™ GPIF can be a good starting point.

Contents

Functional Description

Cypress Semiconductor Corporation's MoBL-USB™ FX2LP18 (CY7C68053) is a low voltage (1.8 V) version of the EZ-USB[®] FX2LP (CY7C68013A), which is a highly integrated, low power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a very cost effective solution that provides superior time-to-market advantages with low power to enable bus powered applications.

The ingenious architecture of MoBL-USB FX2LP18 results in data transfer rates of over 53 Mbytes per second, the maximum allowable USB 2.0 bandwidth, while still using a low cost 8051 microcontroller in a package as small as a 56VFBGA (5 mm x 5 mm). Because it incorporates the USB 2.0 transceiver, the MoBL-USB FX2LP18 is more economical, providing a smaller footprint solution than USB 2.0 SIE or external transceiver implementations. With MoBL-USB FX2LP18, the Cypress Smart SIE handles most of the USB 1.1 and 2.0 protocol in hardware, freeing the embedded microcontroller for application-specific functions and decreasing development time to ensure USB compatibility.

The General Programmable Interface (GPIF) and Master/Slave Endpoint FIFO (8 or 16-bit data bus) provide an easy and glueless interface to popular interfaces such as ATA, UTOPIA, EPP, PCMCIA, and most DSP/processors.

The MoBL-USB FX2LP18 is also referred to as FX2LP18 in this document.

Applications

There are a wide variety of applications for the MoBL-USB FX2LP18. It is used in cell phones, smart phones, PDAs, and MP3 players, to name a few.

The 'Reference Designs' section of the Cypress web site provides additional tools for typical USB 2.0 applications. Each reference design comes complete with firmware source and object code, schematics, and documentation. For more information, visit<http://www.cypress.com>.

Functional Overview

The functionality of this chip is described in the sections below.

USB Signaling Speed

FX2LP18 operates at two of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000.

- Full speed, with a signaling bit rate of 12 Mbps
- High speed, with a signaling bit rate of 480 Mbps

FX2LP18 does not support the low speed signaling mode of 1.5 Mbps.

8051 Microprocessor

The 8051 microprocessor embedded in the FX2LP18 family has 256 bytes of register RAM, an expanded interrupt system, and three timer/counters.

8051 Clock Frequency

FX2LP18 has an on-chip oscillator circuit that uses an external 24 MHz (±100-ppm) crystal with the following characteristics:

- Parallel resonant
- Fundamental mode
- 500 µW drive level
- 12 pF (5% tolerance) load capacitors

An on-chip PLL multiplies the 24 MHz oscillator up to 480 MHz, as required by the transceiver/PHY; internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz. The clock frequency of the 8051 can be changed by the 8051 through the CPUCS register, dynamically.

Figure 1. Crystal Configuration

12 pF capacitor values assumes a trace capacitance of 3 pF per side on a four-layer FR4 PCA

The CLKOUT pin, which can be tristated and inverted using internal control bits, outputs the 50% duty cycle 8051 clock, at the selected 8051 clock frequency -48 , 24, or 12 MHz.

Special Function Registers

Certain 8051 Special Function Register (SFR) addresses are populated to provide fast access to critical FX2LP18 functions. These SFR additions are shown in [Table 1 on page 5.](#page-4-5) Bold type indicates non standard, enhanced 8051 registers. The two SFR rows that end with '0' and '8' contain bit-addressable registers. The four I/O ports A-D use the SFR addresses used in the standard 8051 for ports 0-3, which are not implemented in FX2LP18. Because of the faster and more efficient SFR addressing, the FX2LP18 I/O ports are not addressable in external RAM space (using the MOVX instruction).

Table 1. Special Function Registers

I²C™ Bus

FX2LP18 supports the I^2C bus as a master only at 100 or 400 KHz. SCL and SDA pins have open-drain outputs and hysteresis inputs. These signals must be pulled up to either V_{CC} or V_{CC_IO} , even if no I²C device is connected. (Connecting to $V_{CC~IO}$ may be more convenient.)

Buses

This 56-pin package has an 8- or 16-bit 'FIFO' bidirectional data bus, multiplexed on I/O ports B and D.

USB Boot Methods

During the power up sequence, internal logic checks the I²C port for the connection of an EEPROM whose first byte is 0xC2. If found, it boot-loads the EEPROM contents into internal RAM (0xC2 load). If no EEPROM is present, an external processor must emulate an I²C slave. The FX2LP18 does not enumerate using internally stored descriptors (for example, Cypress's VID/PID/DID is not used for enumeration).[\[1](#page-4-6)]

ReNumeration™

Because the FX2LP18ís configuration is soft, one chip can take on the identities of multiple distinct USB devices.

When first plugged into USB, the FX2LP18 enumerates automatically and downloads firmware and USB descriptor tables over the USB cable. Next, the FX2LP18 enumerates again, this time as a device defined by the downloaded information. This patented two-step process, called ReNumeration™, happens instantly when the device is plugged in, with no hint that the initial download step has occurred.

Two control bits in the USBCS (USB Control and Status) register control the ReNumeration process: DISCON and RENUM. To simulate a USB disconnect, the firmware sets DISCON to 1. To reconnect, the firmware clears DISCON to 0.

Before reconnecting, the firmware sets or clears the RENUM bit to indicate whether the firmware or the Default USB Device handles device requests over endpoint zero: if RENUM = 0, the Default USB Device handles device requests; if RENUM = 1, the firmware does.

Bus-Powered Applications

The FX2LP18 fully supports bus-powered designs by enumerating with less than 100 mA as required by the USB 2.0 specification.

Note

1. The I2C bus SCL and SDA pins must be pulled up, even if an EEPROM is not connected. Otherwise this detection method does not work properly.

Interrupt System

The FX2LP18 interrupts are described in this section.

INT2 Interrupt Request and Enable Registers

FX2LP18 implements an autovector feature for INT2. There are 27 INT2 (USB) vectors. See the *MoBL-USB[™] Technical Reference Manual (TRM)* for more details.

USB Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that is normally required to identify the individual USB interrupt source, the FX2LP18 provides a second level of interrupt vectoring, called 'Autovectoring.' When a USB interrupt is asserted, the FX2LP18 pushes the program counter onto its stack then jumps to address 0x0043, where it expects to find a 'jump' instruction to the USB interrupt service routine.

The FX2LP18 jump instruction is encoded, as shown in [Table 2](#page-5-1).

If Autovectoring is enabled (AV2EN = 1 in the INTSET-UP register), the FX2LP18 substitutes its INT2VEC byte. Therefore, if the high byte ('page') of a jump-table address is preloaded at location 0x0044, the automatically inserted INT2VEC byte at 0x0045 directs the jump to the correct address out of the 27 addresses within the page.

Table 2. INT2 USB Interrupts

Figure 2. Reset Timing Plots

Reset and Wakeup

The reset and wakeup pins are described in detail in this section.

Reset Pin

The input pin, RESET#, resets the FX2LP18 when asserted. This pin has hysteresis and is active LOW. When a crystal is used with the CY7C68053, the reset period must allow for the stabilization of the crystal and the PLL. This reset period must be approximately 5 ms after VCC has reached 3.0 V. If the crystal input pin is driven by a clock signal the internal PLL stabilizes in
200 µs after V_{CC} has reached 3.0 V^{[[2\]](#page-7-1)}. [Figure 2](#page-6-0) shows a power on reset condition and a reset applied during operation. A power on reset is defined as the time reset is asserted while power is being applied to the circuit. A powered reset is defined as a reset in which the FX2LP18 has previously been powered on and operating and the RESET# pin is asserted.

Cypress provides an application note which describes and recommends power on reset implementation, which can be found on the Cypress web site. For more information on reset implementation for the MoBL-USB family of products, visit the Cypress web site at <http://www.cypress.com>.

Table 3. Reset Timing Values

Wakeup Pins

The 8051 puts itself and the rest of the chip into a power-down mode by setting PCON.0 = 1. This stops the oscillator and PLL. When WAKEUP is asserted by external logic, the oscillator restarts, after the PLL stabilizes, and then the 8051 receives a wakeup interrupt. This applies whether or not FX2LP18 is connected to the USB.

The FX2LP18 exits the power down (USB suspend) state using one of the following methods:

- \blacksquare USB bus activity (if D+/D- lines are left floating, noise on these lines may indicate activity to the FX2LP18 and initiate a wakeup)
- External logic asserts the WAKEUP pin
- External logic asserts the PA3/WU2 pin

The second wakeup pin, WU2, can also be configured as a general purpose I/O pin. This allows a simple external R-C network to be used as a periodic wakeup source. Note that WAKEUP is active LOW by default.

Lowering Suspend Current

Good design practices for CMOS circuits dictate that any unused input pins must not be floating between V_{II} and V_{IH} . Floating input pins will not damage the chip, but can substantially increase suspend current. To achieve the lowest suspend current, configure unused port pins as outputs. Connect unused input pins to ground. Some examples of pins that need attention during suspend are:

- Port pins. For Port A, B, D pins, take extra care in shared bus situations.
	- \Box Connect completely unused pins to V_{CC_IO} or GND.
	- \Box In a single-master system, the firmware must output enable all the port pins and drive them high or low, before FX2LP18 enters the suspend state.
	- ❐ In a multi-master system (FX2LP18 and another processor sharing a common data bus), when FX2LP18 is suspended, the external master must drive the pins high or low. The external master must not let the pins float.
- CLKOUT. If CLKOUT is not used, it must be tri-stated during normal operation, but driven during suspend.
- **IFCLK, RDY0, RDY1. These pins must be pulled to V_{CC_IO} or** GND or driven by another chip.
- CTL0-2. If tri-stated via GPIFIDLECTL, these pins must be pulled to V_{CC-IO} or GND or driven by another chip.
- **E** RESET#, WAKEUP#. These pins must be pulled to V_{CC-IO} or GND or driven by another chip during suspend.

Figure 3. FX2LP18 Internal Code Memory

Note

^{2.} If the external clock is powered at the same time as the CY7C680xx and has a stabilization wait period, it must be added to the 200 µs.

Program/Data RAM

This section describes the FX2LP18 RAM.

Size

The FX2LP18 has 16 kBytes of internal program/data RAM. No USB control registers appear in this space.

Memory maps are shown in [Figure 3](#page-7-2) and [Figure 4.](#page-8-3)

Internal Code Memory

This mode implements the internal 16-kByte block of RAM (starting at 0) as combined code and data memory. Only the **internal** 16 kBytes and **scratch pad** 0.5 kBytes RAM spaces have the following access:

- USB download
- USB upload
- Setup data pointer
- I²C interface boot load

Register Addresses

Endpoint RAM

This section describes the FX2LP18 Endpoint RAM.

Size

- \blacksquare 3 × 64 bytes (Endpoints 0, 1)
- \blacksquare 8 × 512 bytes (Endpoints 2, 4, 6, 8)

Organization

- EP0
- Bidirectional endpoint zero, 64-byte buffer
- EP1IN, EP1OUT
- 64-byte buffers: bulk or interrupt
- EP2, 4, 6, 8
- Eight 512-byte buffers: bulk, interrupt, or isochronous. EP4 and EP8 can be double buffered, while EP2 and 6 can be double, triple, or quad buffered. For high speed endpoint configuration options, see [Figure 5.](#page-9-0)

Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data from a CONTROL transfer.

Endpoint Configurations (High Speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT. The endpoint buffers can be configured in any one of the 12 configurations shown in the vertical columns of [Figure 5](#page-9-0). When operating in full speed BULK mode only the first 64 bytes of each buffer are used. For example, in high speed the maximum packet size is 512 bytes, but in full speed it is 64 bytes. Even though a buffer is configured to be a 512 byte buffer, in full speed only the first 64 bytes are used. The unused endpoint buffer space is not available for other operations. An example endpoint configuration is:

EP2-1024 double buffered; EP6-512 quad buffered (column 8).

Figure 5. Endpoint Configuration

Default Full Speed Alternate Settings

Table 4. Default Full Speed Alternate Settings[\[3,](#page-9-1) [4\]](#page-9-2)

Default High Speed Alternate Settings

Table 5. Default High Speed Alternate Settings[\[3](#page-9-1), [4](#page-9-2)]

Notes

3. '0' means 'not implemented.' 4. '2×' means 'double buffered.'

5. Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. Nnever transfer packets larger than 64 bytes to EP1.

External FIFO Interface

The architecture, control signals, and clock rates are presented in this section.

Architecture

The FX2LP18 slave FIFO architecture has eight 512-byte blocks in the endpoint RAM that directly serve as FIFO memories and are controlled by FIFO control signals (such as IFCLK, SLCS#, SLRD, SLWR, SLOE, PKTEND, and flags).

In operation, some of the eight RAM blocks fill or empty from the SIE while the others are connected to the I/O transfer logic. The transfer logic takes two forms: the GPIF for internally generated control signals or the slave FIFO interface for externally controlled transfers.

Master/Slave Control Signals

The FX2LP18 endpoint FIFOs are implemented as eight physically distinct 256x16 RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains, the USB (SIE) domain and the 8051-I/O Unit domain. This switching is instantaneous, giving zero transfer time between 'USB FIFOs' and 'Slave FIFOs'. Because they are physically the same memory, no bytes are actually transferred between buffers.

At any given time, some RAM blocks are filling and emptying with USB data under SIE control, while other RAM blocks are available to the 8051, the I/O control unit, or both. The RAM blocks operate as single port in the USB domain, and dual port in the 8051-I/O domain. The blocks can be configured as single, double, triple, or quad buffered as previously shown.

The I/O control unit implements either an internal master (M for master) or external master (S for Slave) interface.

In Master (M) mode, the GPIF internally controls FIFOADR[1:0] to select a FIFO. The two ready (RDY) pins can be used as flag inputs from an external FIFO or other logic. The GPIF can be run from either an internally derived clock or externally supplied clock (IFCLK), at a rate that transfers data up to 96 megabytes/s (48 MHz IFCLK with 16-bit interface).

In Slave (S) mode, the FX2LP18 accepts either an internally derived clock or externally supplied clock (IFCLK, maximum frequency 48 MHz) and SLCS#, SLRD, SLWR, SLOE, PKTEND signals from external logic. When using an external IFCLK, the external clock must be present before switching to the external clock with the IFCLKSRC bit. Each endpoint can individually be selected for byte or word operation by an internal configuration bit, and a Slave FIFO Output Enable signal (SLOE) enables data of the selected width. External logic must insure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface can also operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in synchronous mode. The signals SLRD, SLWR, SLOE, and PKTEND are gated by the signal SLCS#.

GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz. Alternatively, an externally supplied clock of 5 MHz-48 MHz feeding the IFCLK pin can be used as the interface clock. IFCLK can be configured to function as an output clock when the GPIF and FIFOs are internally clocked. An output enable bit in the IFCONFIG register turns this clock output off. Another bit within the IFCONFIG register inverts the IFCLK signal whether internally or externally sourced.

GPIF

The GPIF is a flexible 8- or 16-bit parallel interface driven by a user programmable finite state machine. It allows the CY7C68053 to perform local bus mastering, and can implement a wide variety of protocols such as ATA interface, parallel printer port, and Utopia.

The GPIF has three programmable control outputs (CTL), and two general purpose ready inputs.The data bus width can be 8 or 16 bits. Each GPIF vector defines the state of the control outputs, and determines what state a ready input (or multiple inputs) must be before proceeding. The GPIF vector can be programmed to advance a FIFO to the next data value, advance an address, and so on. A sequence of the GPIF vectors makes up a single waveform that is executed to perform the desired data move between the FX2LP18 and the external device.

Three Control OUT Signals

The 56-pin package brings out three of these signals, CTL0– CTL2. The 8051 programs the GPIF unit to define the CTL waveforms. CTLx waveform edges can be programmed to make transitions as fast as once per clock cycle (20.8 ns using a 48 MHz clock).

Two Ready IN Signals

The FX2LP18 package brings out all two Ready inputs (RDY0– RDY1). The 8051 programs the GPIF unit to test the RDY pins for GPIF branching.

Long Transfer Mode

In master mode, the 8051 appropriately sets GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCB0) for unattended transfers of up to 2^{32} transactions. The GPIF automatically throttles data flow to prevent under or overflow until the full number of requested transactions complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

ECC Generation[\[6](#page-11-5)]

The MoBL-USB can calculate Error Correcting Codes (ECCs) on data that passes across its GPIF or Slave FIFO interfaces. There are two ECC configurations: two ECCs, each calculated over 256 bytes (SmartMedia Standard) and one ECC calculated over 512 bytes.

The ECC can correct any 1-bit error or detect any 2-bit error.

ECC Implementation

The two ECC configurations are selected by the ECCM bit.

ECCM = 0

Two 3-byte ECCs are each calculated over a 256-byte block of data. This configuration conforms to the SmartMedia Standard.

This configuration writes any value to ECCRESET, then passes data across the GPIF or Slave FIFO interface. The ECC for the first 256 bytes of data is calculated and stored in ECC1. The ECC for the next 256 bytes is stored in ECC2. After the second ECC is calculated, the values in the ECCx registers do not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

ECCM = 1

One 3-byte ECC is calculated over a 512-byte block of data.

This configuration writes any value to ECCRESET then passes data across the GPIF or Slave FIFO interface. The ECC for the first 512 bytes of data is calculated and stored in ECC1; ECC2 is unused. After the ECC is calculated, the value in ECC1 does not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

USB Uploads and Downloads

The core has the ability to directly edit the data contents of the internal 16-kByte RAM and of the internal 512-byte scratch pad RAM using a vendor-specific command. This capability is normally used when 'soft' downloading user code and is available only to and from internal RAM, only when the 8051 is held in reset. The available RAM spaces are 16 kBytes from 0x0000-0x3FFF (code/data) and 512 bytes from 0xE000-0xE1FF (scratch pad data RAM)^{[[7\]](#page-11-6)}.

Autopointer Access

FX2LP18 provides two identical autopointers. They are similar to the internal 8051 data pointers, but with an additional feature: they can optionally increment after every memory access. The autopointers are available in external FX2LP18 registers, under control of a mode bit (AUTOPTRSET-UP.0). Using the external $FX2LP18$ autopointer access (at $0xE67B - 0xE67C$) allows the autopointer to access all RAM. Also, the autopointers can point to any FX2LP18 register or endpoint buffer space.

I ²C Controller

FX2LP18 has one I^2C port that is driven by two internal controllers. One controller automatically operates at boot time to load the VID/PID/DID, configuration byte, and firmware. The second controller is used by the 8051, once running, to control external $1²C$ devices. The $1²C$ port operates in master mode only.

I ²*C Port Pins*

The I²C pins SCL and SDA must have external 2.2K ohm pull up resistors even if no EEPROM is connected to the FX2LP18. The value of the pull up resistors required may vary, depending on the combination of V_{CC-IO} and the supply used for the EEPROM. The pull up resistors used must be such that when the EEPROM pulls SDA low, the voltage level meets the $V_{\parallel L}$ specification of the FX2LP18. For example, if the EEPROM runs off a 3.3 V supply and V_{CC-IO} is 1.8 V, the pull up resistors recommended are 10K ohm. This requirement may also vary depending on the devices being run on the I^2C pins. Refer to the I^2C specifications for details.

External EEPROM device address pins must be configured properly. See [Table 6](#page-11-4) for configuring the device address pins.

If no EEPROM is connected to the I^2C port, EEPROM emulation is required by an external processor. This is because the FX2LP18 comes out of reset with the DISCON bit set, so the device will not enumerate without an EEPROM (C2 load) or EEPROM emulation.

I ²*C Interface Boot Load Access*

At power on reset the I^2C interface boot loader loads the VID/PID/DID and configuration bytes and up to 16 kBytes of program/data. The available RAM spaces are 16 kBytes from $0x0000 - 0x3$ FFF and 512 bytes from $0xE000 - 0xE1$ FF. The 8051 is reset. I²C interface boot loads only occur after power on reset.

I ²*C Interface General Purpose Access*

The 8051 can control peripherals connected to the I^2C bus using the I2CTL and I2DAT registers. FX2LP18 provides I²C master control only, it is never an I^2C slave.

Notes

^{6.} To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.

^{7.} After the data is downloaded from the host, a 'loader' can execute from internal RAM in order to transfer downloaded data to external memory.

^{8.} This EEPROM does not have address pins.

Pin Assignments

[Figure 6](#page-12-1) identifies all signals for the package. It is followed by the pin diagram.Three modes are available: Port, GPIF master, and Slave FIFO. These modes define the signals on the right edge of the diagram. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power on default configuration.

Figure 7. CY7C68053 56-pin VFBGA Pin Assignment - Top View

CY7C68053 Pin Descriptions

Table 7. FX2LP18 Pin Descriptions[[9\]](#page-14-1)

Note

9. Do not leave unused inputs floating. Tie either HIGH or LOW as appropriate. Only pull outputs up or down to ensure signals at power up and in standby. Do not drive any pins while the device is powered down.

Table 7. FX2LP18 Pin Descriptions[9] (continued)

Table 7. FX2LP18 Pin Descriptions[9] (continued)

Table 7. FX2LP18 Pin Descriptions[9] (continued)

Register Summary

FX2LP18 register bit definitions are described in the *MoBL-USB FX2LP18 TRM* in greater detail.

Table 8. FX2LP18 Register Summary

Note

10. Read and writes to these registers may require synchronization delay, see *MoBL-USB FX2LP18 Technical Reference Manual* for ëSynchronization Delay.í

Note

11. The register can only be reset, it cannot be set.

Note 13. SFRs not part of the standard 8051 architecture.

Ledgend

R = All bits read only

W = All bits write only

r = Read-only bit

w = Write-only bit

b = Both read/write bit

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ñ65 °C to +150 °C

Maximum power dissipation

Operating Conditions

DC Characteristics

Notes 14. Do not power I/O when chip power is OFF.

15. Measured at maximum V_{CC} , 25 $^{\circ}$ C.

DC Characteristics (continued)

AC Electrical Characteristics

USB Transceiver

USB 2.0-compliant in full and high speed modes.

GPIF Synchronous Signals

Figure 8. GPIF Synchronous Signals Timing Diagram[[16\]](#page-27-3)

Notes

16. Dashed lines denote signals with programmable polarity.

17. GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using internal 48 MHz IFCLK.

8

Table 10. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK[[18\]](#page-28-1)

Slave FIFO Synchronous Read

Table 11. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK[[18\]](#page-28-1)

Notes

19. IFCLK must not exceed 48 MHz.

20. Dashed lines denote signals with programmable polarity.

^{18.} GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using internal 48 MHz IFCLK.

Table 12. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK[\[21](#page-29-1)]

Slave FIFO Asynchronous Read

Table 13. Slave FIFO Asynchronous Read Parameters[[23](#page-29-3)]

Notes

21. GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using internal 48 MHz IFCLK.
22. Dashed lines denote signals with programmable polarity.

23. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Slave FIFO Synchronous Write

Table 14. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK[[25\]](#page-30-3)

Table 15. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK[[26\]](#page-30-1)

Notes

- 24. Dashed lines denote signals with programmable polarity.
-

25. GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using internal 48 MHz IFCLK.
26. Read and writes to these registers may require synchronization delay, see *MoBL-USB FX2LP18 Technical Reference*

Slave FIFO Asynchronous Write

Table 16. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK[[28\]](#page-31-2)

Notes

27. Dashed lines denote signals with programmable polarity.

28. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Slave FIFO Synchronous Packet End Strobe

Figure 13. Slave FIFO Synchronous Packet End Strobe Timing Diagram[[29\]](#page-32-1)

Table 17. Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK[[30\]](#page-32-2)

Table 18. Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK[[30\]](#page-32-2)

There is no specific timing requirement to be met for asserting the PKTEND pin with regards to asserting SLWR. PKTEND can be asserted with the last data value clocked into the FIFOs or thereafter. The only consideration is that the setup time t_{SPE} and the hold time $t_{\rm PFH}$ must be met.

Although there are no specific timing requirements for the PKTEND assertion, there is a specific corner case condition that needs attention while using the PKTEND to commit a one byte/word packet. There is an additional timing requirement to be met when the FIFO is configured to operate in auto mode and you want to send two packets back to back: a full packet (full defined as the number of bytes in the FIFO meeting the level set in AUTOINLEN register) committed automatically followed by a short one byte/word packet committed manually using the PKTEND pin. In this scenario, make sure to assert PKTEND at least one clock cycle after the rising edge that caused the last byte/word to be clocked into the previous auto committed packet. [Figure 14](#page-33-2) shows this scenario. X is the value the AUTOINLEN register is set to when the IN endpoint is configured to be in auto mode.

[Figure 14](#page-33-2) shows a scenario where two packets are committed. The first packet is committed automatically when the number of bytes in the FIFO reaches X (value set in AUTOINLEN register) and the second one byte/word short packet is committed manually using PKTEND. Note that there is at least one IFCLK cycle timing between the assertion of PKTEND and clocking of the last byte of the previous packet (causing the packet to be committed automatically). Failing to adhere to this timing, results in the FX2LP18 failing to send the one byte/word short packet.

Notes

29. Dashed lines denote signals with programmable polarity.

30. Read and writes to these registers may require synchronization delay, see *MoBL-USB FX2LP18 Technical Reference Manual* for ëSynchronization Delay.í

Slave FIFO Asynchronous Packet End Strobe

Figure 15. Slave FIFO Asynchronous Packet End Strobe Timing Diagram[\[31](#page-33-3)]

Table 19. Slave FIFO Asynchronous Packet End Strobe Parameters[\[32](#page-33-4)]

Slave FIFO Output Enable

Table 20. Slave FIFO Output Enable Parameters

Notes

31. Dashed lines denote signals with programmable polarity.

32. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Slave FIFO Address to Flags/Data

Table 21. Slave FIFO Address to Flags/Data Parameters

Slave FIFO Synchronous Address

Figure 18. Slave FIFO Synchronous Address Timing Diagram[[33\]](#page-34-3)

Table 22. Slave FIFO Synchronous Address Parameters [\[34](#page-34-4)]

Slave FIFO Asynchronous Address

Figure 19. Slave FIFO Asynchronous Address Timing Diagram[\[33](#page-34-3)]

Slave FIFO Asynchronous Address Parameters[[35\]](#page-34-5)

Note

^{33.} Dashed lines denote signals with programmable polarity.

^{34.} Read and writes to these registers may require synchronization delay, see *MoBL-USB FX2LP18 Technical Reference Manual* for 'Synchronization Delay.'
35. Slave FIFO asynchronous parameter values use internal IFCLK setti

Sequence Diagram

Various sequence diagrams and examples are presented in this section.

Single and Burst Synchronous Read Example

Figure 20. Slave FIFO Synchronous Read Sequence and Timing Diagram[[36\]](#page-35-1)

[Figure 20](#page-35-2) shows the timing relationship of the SLAVE FIFO signals during a synchronous FIFO read using IFCLK as the synchronizing clock. The diagram illustrates a single read followed by a burst read.

- \blacksquare At $t = 0$ the FIFO address is stable and the signal SLCS is asserted (SLCS may be tied low in some applications). **Note** t_{SFA} has a minimum of 25 ns. This means that when IFCLK is running at 48 MHz, the FIFO address setup time is more than one IFCLK cycle.
- At t = 1, SLOE is asserted. SLOE is an output enable only whose sole function is to drive the data bus. The data that is driven on the bus is the data that the internal FIFO pointer is currently pointing to. In this example, it is the first data value in the FIFO.

Note The data is prefetched and driven on the bus when SLOE is asserted.

- \blacksquare At t = 2, SLRD is asserted. SLRD must meet the setup time of t_{SRD} (time from asserting the SLRD signal to the rising edge of the IFCLK) and maintain a minimum hold time of t_{RDH} (time from the IFCLK edge to the deassertion of the SLRD signal). If the SLCS signal is used, it must be asserted before SLRD (that is, the SLCS and SLRD signals must both be asserted to start a valid read condition).
- The FIFO pointer is updated on the rising edge of the IFCLK while SLRD is asserted. This starts the propagation of data from the newly addressed location to the data bus. After a propagation delay of t_{XFD} (measured from the rising edge of IFCLK) the new data value is present. N is the first data value read from the FIFO. To have data on the FIFO data bus, SLOE must also be asserted.

Notes

36. Dashed lines denote signals with programmable polarity.

The same sequence of events is shown for a burst read and is marked with the time indicators of $T = 0$ through 5.

Note For the burst mode, the SLRD and SLOE are left asserted during the entire duration of the read. In the burst read mode, when SLOE is asserted, data indexed by the FIFO pointer is on the data bus. During the first read cycle on the rising edge of the clock, the FIFO pointer is updated and increments to point to address N+1. For each subsequent rising edge of IFCLK while the SLRD is asserted, the FIFO pointer is incremented and the next data value is placed on the data bus.

Single and Burst Synchronous Write

[Figure 22](#page-36-1) shows the timing relationship of the SLAVE FIFO signals during a synchronous write using IFCLK as the synchronizing clock. The diagram illustrates a single write followed by burst write of 3 bytes and committing all 4 bytes as a short packet using the PKTEND pin.

- \blacksquare At t = 0 the FIFO address is stable and the signal SLCS is asserted. (SLCS may be tied low in some applications) Note t_{SFA} has a minimum of 25 ns. This means that when IFCLK is running at 48 MHz, the FIFO address setup time is more than one IFCLK cycle.
- At t = 1, the external master/peripheral must output the data value onto the data bus with a minimum setup time of t_{SFD} before the rising edge of IFCLK.
- \blacksquare At t = 2, SLWR is asserted. The SLWR must meet the setup time of t_{SWR} (time from asserting the SLWR signal to the rising edge of IFCLK) and maintain a minimum hold time of t_{WRH} (time from the IFCLK edge to the deassertion of the SLWR signal). If the SLCS signal is used, it must be asserted before SLWR is asserted. (That is, the SLCS and SLWR signals must both be asserted to start a valid write condition).
- ■ While the SLWR is asserted, data is written to the FIFO and on the rising edge of the IFCLK, the FIFO pointer is incremented.

The FIFO flag is also updated after a delay of t_{XFLG} from the rising edge of the clock.

The same sequence of events is also shown for a burst write and is marked with the time indicators of $T = 0$ through 5.

Note For the burst mode, SLWR and SLCS are left asserted for the entire duration of writing all the required data values. In this burst write mode, when the SLWR is asserted, the data on the FIFO data bus is written to the FIFO on every rising edge of IFCLK. The FIFO pointer is updated on each rising edge of IFCLK. In [Figure 22](#page-36-1), when the four bytes are written to the FIFO, SLWR is deasserted. The short 4-byte packet can be committed to the host by asserting the PKTEND signal.

There is no specific timing requirement that needs to be met for asserting the PKTEND signal with regards to asserting the SLWR signal. PKTEND can be asserted with the last data value or thereafter. The only requirement is that the setup time t_{SPE} and the hold time t_{PEH} must be met. In the scenario of [Figure 22](#page-36-1), the number of data values committed includes the last value written to the FIFO. In this example, both the data value and the PKTEND signal are clocked on the same rising edge of IFCLK. PKTEND can also be asserted in subsequent clock cycles. The FIFOADDR lines must be held constant during the PKTEND assertion.

Although there are no specific timing requirements for the PKTEND assertion, there is a specific corner case condition that needs attention while using the PKTEND to commit a one byte/word packet. Additional timing requirements exist when the FIFO is configured to operate in auto mode and you want to send two packets: a full packet (full defined as the number of bytes in the FIFO meeting the level set in AUTOINLEN register) committed automatically followed by a short one byte/word packet committed manually using the PKTEND pin. In this case, the external master must make sure to assert the PKTEND pin at least one clock cycle after the rising edge that caused the last byte/word to be clocked into the previous auto committed packet (the packet with the number of bytes equal to what is set in the AUTOINLEN register). Refer to [Figure 14 on page 34](#page-33-2) for further details about this timing.

Sequence Diagram of a Single and Burst Asynchronous Read

Figure 23. Slave FIFO Asynchronous Read Sequence and Timing Diagram[\[38](#page-37-0)]

signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

- \blacksquare At $t = 0$, the FIFO address is stable and the SLCS signal is asserted.
- \blacksquare At t = 1, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is previous data; it is data that was in the FIFO from a prior read cycle.
- \blacksquare At $t = 2$, SLRD is asserted. The SLRD must meet the minimum active pulse of t_{RDpwI} and minimum inactive pulse width of t_{RDowh} . If SLCS is used then, SLCS must be asserted before SLRD is asserted (that is, the SLCS and SLRD signals must both be asserted to start a valid read condition).

■ The data that is driven, after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of t_{XFD} from the activating edge of SLRD. In [Figure 23,](#page-37-1) data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (for example, SLRD is asserted), SLOE MUST be in an asserted state. SLRD and SLOE can also be tied together.

N+2

 $N+1$

 $N+2$

The same sequence of events is also shown for a burst read marked with $T = 0$ through 5.

Note In burst read mode, during SLOE assertion, the data bus is in a driven state and outputs the previous data. Once SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.

Note

^{38.} Dashed lines denote signals with programmable polarity.

Sequence Diagram of a Single and Burst Asynchronous Write

Figure 25. Slave FIFO Asynchronous Write Sequence and Timing Diagram[\[39](#page-38-0)]

[Figure 25](#page-38-1) illustrates the timing relationship of the SLAVE FIFO write in an asynchronous mode. The diagram shows a single write followed by a burst write of 3 bytes and committing the 4-byte-short packet using PKTEND.

- \blacksquare At $t = 0$ the FIFO address is applied, ensuring that it meets the setup time of t_{SFA} . If SLCS is used, it must also be asserted (SLCS may be tied low in some applications).
- \blacksquare At t = 1 SLWR is asserted. SLWR must meet the minimum active pulse of t_{WRpwl} and minimum inactive pulse width of t_{WRpwh}. If the SLCS is used, it must be asserted before SLWR is asserted.
- At t = 2, data must be present on the bus t_{SFD} before the deasserting edge of SLWR.
- \blacksquare At $t = 3$, deasserting SLWR causes the data to be written from the data bus to the FIFO and then the FIFO pointer is incremented. The FIFO flag is also updated after t_{XFLG} from the deasserting edge of SLWR.

The same sequence of events is shown for a burst write and is indicated by the timing marks of $T = 0$ through 5.

Note In the burst write mode, once SLWR is deasserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented.

In [Figure 25](#page-38-1) when the four bytes are written to the FIFO and SLWR is deasserted, the short 4-byte packet can be committed to the host using the PKTEND. The external device must be designed to not assert SLWR and the PKTEND signal at the same time. It must be designed to assert the PKTEND after SLWR is deasserted and meet the minimum deasserted pulse width. The FIFOADDR lines are to be held constant during the PKTEND assertion.

Ordering Information

[Table 23](#page-39-2) [lists the key package features and ordering codes. The table contains only the parts that are currently available. If you do](http://www.cypress.com) [not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at](http://www.cypress.com) www.cypress.com [and refer to the product summary page at h](http://www.cypress.com/products)ttp://www.cypress.com/products.

Table 23. Key Features and Ordering Information

Ordering Code Definitions

Package Diagram

The FX2LP18 is available in a 56-ball VFBGA package.

Figure 26. 56-ball VFBGA (5 × 5 × 1.0 mm) 0.50 Pitch, 0.30 Ball BZ56 Package Outline, 001-03901

REFERENCE JEDEC: MO-195C PACKAGE WEIGHT: 0.02 grams

001-03901 *F

PCB Layout Recommendations

The following recommendations must be followed to ensure reliable high performance operation.

- At least a four-layer impedance controlled board is required to maintain signal quality.
- Specify impedance targets (ask your board vendor what they can achieve).
- To control impedance, maintain trace widths and trace spacing to within specifications.
- Minimize stubs to minimize reflected signals.
- Connections between the USB connector shell and signal ground must be done near the USB connector.
- Bypass or flyback caps on VBus, near connector, are recommended.
- DPLUS and DMINUS trace lengths must be kept within 2 mm of each other in length, with preferred length of 20 to 30 mm.
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to be split under these traces.
- It is preferable to have no vias placed on the DPLUS or DMINUS trace routing.
- Isolate the DPLUS and DMINUS traces from all other signal traces by no less than 10 mm.

Table 24. Acronyms Used in this Document Units of Measure

Acronyms **Document Conventions**

Table 25. Units of Measure

Document History Page

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

PSoCÆ [Solutions](http://www.cypress.com/?id=1353)

[psoc.cypress.com/solutions](http://www.cypress.com/?id=1353) [PSoC 1](http://www.cypress.com/?id=1573) [| PSoC 3](http://www.cypress.com/?id=2232) | [PSoC 4](http://www.cypress.com/?id=4749) [| PSoC 5LP|](http://www.cypress.com/?id=4562)[PSoC 6](http://www.cypress.com/event/psoc-6-purpose-built-iots)

Cypress Developer Community [Community](http://www.cypress.com/?id=2203) | [Forums](http://www.cypress.com/?app=forum) | [Blogs](http://www.cypress.com/?id=2200) | [Video](http://www.cypress.com/?id=2660) | [Training](http://www.cypress.com/?id=1162)

Technical Support [cypress.com/go/support](http://www.cypress.com/go/support)

© Cypress Semiconductor Corporation, 2006-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress res intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce t (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is pr

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, i systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the fail damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-06120 Rev *M Revised April 28, 2017 Page 45 of 45