

Energy Metering IC with Autocalibration

Data Sheet **[ADE9153A](http://www.analog.com/ADE9153A?doc=ADE9153A.pdf)**

FEATURES

Single-phase energy meters Energy and power measurement Street lighting Smart power distribution system Machine health

GENERAL DESCRIPTION

The ADE9153A¹ is a highly accurate, single-phase, energy metering IC with autocalibration. The *m*Sure® autocalibration feature allows a meter to automatically calibrate the current and voltage channels without using an accurate source or an accurate reference meter when a shunt resistor is used as a current sensor. Class 1 and Class 2 meters are supported by mSure autocalibration.

The ADE9153A incorporates three high performance analogto-digital converters (ADCs), providing an 88 dB signal-to-noise ratio (SNR). The ADE9153A offers an advanced metrology feature set of measurements like line voltage and current, active energy, fundamental reactive energy, and apparent energy calculations, and current and voltage rms calculations. ADE9153A includes power quality measurements such as zero crossing detection, line period calculation, angle measurement, dip and swell, peak and overcurrent detection, and power factor measurements. Each input channel supports independent and flexible gain stages. Current Channel A is ideal for shunts, having a flexible gain stage and providing full-scale input ranges from 62.5 mV peak down to 26.04 mV peak. Current Channel B has gain stages of 1×, 2×, and 4× for use with current transformers (CTs). A high speed, 10 MHz, serial peripheral interface (SPI) port allows access to the ADE9153A registers.

Note that throughout this data sheet, multifunction pins, such as ZX/DREADY/CF2, are referred to either by the entire pin name or by a single function of the pin, for example, CF2, when only that function is relevant.

The ADE9153A operates from a 3.3 V supply and is available in a 32-lead LFCSP package.

TYPICAL APPLICATIONS CIRCUIT

1 Protected by U.S. Patents 8,350,558; 8,010,304; WO2013038176 A3; 0113507 A1; 0253102 A1; 0354266 A1; and 0154029 A1.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADE9153A.pdf&product=ADE9153A&rev=0) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2018 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

TABLE OF CONTENTS

REVISION HISTORY

2/2018-Revision 0: Initial Version

SPECIFICATIONS

VDD = 2.97 V to 3.63 V, AGND = DGND = 0 V, on-chip reference, CLKIN = 12.288 MHz, T_{MIN} to T_{MAX} = -40°C to +85°C, and T_A = 25°C (typical), unless otherwise noted.

Table 1.

 \overline{a}

AUTOCALIBRATION

VDD = 3.3 V, AGND = DGND = 0 V, on-chip reference, CLKIN = 12.288 MHz, $T_A = 25^{\circ}$ C (typical), I_{MAX} = 60 A rms, V_{NOM} = 230 V, $R_{\text{SHUNT_PHASE}} = 200 \,\mu\Omega$, turns ratio on CTNEUTRAL = 2500:1, burden on CTNEUTRAL = 16.4 Ω, and CTNEUTRAL voltage potential divider of 1000:1 (990 kΩ and 1 kΩ resistors), unless otherwise noted. The values in [Table 2](#page-5-1) are specified for the system described; if the shunt or voltage potential divider is changed, the values in [Table 2](#page-5-1) change as well. For example, increasing the shunt value decreases the calibration time required for the phase current channel; conversely, decreasing the shunt value increases the calibration time.

Table 2.

SPI TIMING CHARACTERISTICS

Table 3.

Figure 2. SPI Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

¹ The rating of –0.75 V on the analog input pins is limited by protection diodes inside the ADE9153A. These pins were tested with 7.5 mA going to the pin to simulate a 30× overcurrent condition on the channel, based on the test circuit antialiasing resistor of 150 Ω.

2 Analog Devices, Inc., recommends that reflow profiles used in soldering RoHS-compliant devices conform to J-STD-020D.1 from JEDEC. Refer to JEDEC for the latest revision of this standard.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} and θ_{JC} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

1 The θJA measurement uses a 2S2P JEDEC test board.

² The θ_{JC} measurement uses a 1S0P JEDEC test board.

3 All thermal measurements comply with JESD51.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

NOTES 1. EXPOSED PAD. THE EXPOSED PAD MUST BE LEFT FLOATING. 16519-003

Figure 3. Pin Configuration

Rev. 0 | Page 11 of 50

TYPICAL PERFORMANCE CHARACTERISTICS

ENERGY LINEARITY OVER SUPPLY AND TEMPERATURE

Energy characteristics obtained from a 50% of full scale, sinusoidal, 50 Hz voltage signal; the sinusoidal, 50 Hz, swept amplitude current signal is from 100% of full scale to 0.01% of full scale.

Figure 4. Total Active Energy Error as a Percentage of Full-Scale Current over Temperature, Power Factor = 1, Current Channel A (AI) PGA Gain = $16\times$

Figure 5. Total Active Energy Error as a Percentage of Full-Scale Current over Temperature, Power Factor = 1, Al PGA Gain = $38.4\times$

Figure 8. Total Apparent Energy Error as a Percentage of Full-Scale Current over Temperature, Power Factor = 1, AI PGA Gain = $16\times$

Figure 10. Total Active Energy Error as a Percentage of Full-Scale Current over Supply Voltage, Power Factor = 1, $T_A = 25^{\circ}$ C, AI PGA Gain = 16 \times

Figure 11. Total Active Energy Error as a Percentage of Full-Scale Current over Supply Voltage, Power Factor = 1, $T_A = 25^{\circ}$ C, Al PGA Gain = 38.4 \times

Figure 13. Fundamental Reactive Energy Error as a Percentage of Full-Scale Current over Supply Voltage, Power Factor = 0, $T_A = 25^{\circ}$ C, Al PGA Gain = 38.4 \times

Figure 15. Total Apparent Energy Error as a Percentage of Full-Scale Current over Supply Voltage, Power Factor = 1, $T_A = 25^{\circ}$ C, AI PGA Gain = 38.4 \times

ENERGY ERROR OVER FREQUENCY AND POWER FACTOR

Energy characteristics obtained from a 50% of full scale, sinusoidal, 50 Hz voltage signal and a 10% of full scale, sinusoidal, 50 Hz, current signal over a variable frequency between 45 Hz and 65 Hz.

Figure 16. Total Active Energy Error vs. Line Frequency, Power Factor = −0.5, +0.5, and +1, Al PGA Gain = $38.4\times$

Figure 17. Fundamental Reactive Energy Error vs. Line Frequency, Power $Factor = -0.866, +0.866, and 0,$ Al PGA Gain = 38.4 \times

Figure 18. Total Apparent Energy Error vs. Line Frequency, AI PGA Gain = 38.4×

RMS LINEARITY OVER TEMPERATURE AND RMS ERROR OVER FREQUENCY

RMS linearity obtained with a sinusoidal, 50 Hz current and voltage signals with a swept amplitude from 100% of full scale to 0.033% of full scale.

Figure 19. Current Channel A RMS Error as a Percentage of Full-Scale Current over Temperature, AI PGA Gain = 16×

Figure 20. Current Channel A RMS Error as a Percentage of Full-Scale Current over Temperature, AI PGA Gain = $38.4\times$

Figure 21. Current Channel B RMS Error as a Percentage of Full-Scale Current over Temperature

Figure 22. Voltage Channel RMS Error as a Percentage of Full-Scale Current over Temperature

Figure 23. Current Channel A RMS Offset Error as a Percentage of Full-Scale Current over Temperature, AI PGA Gain = 16×

Figure 24. Current Channel A RMS Offset Error as a Percentage of Full-Scale Current over Temperature, AI PGA Gain = 38.4×

Figure 25. Current Channel B RMS Offset Error as a Percentage of Full-Scale Current over Temperature

Figure 26. Voltage Channel RMS Offset Error as a Percentage of Full-Scale Current over Temperature

Figure 30. Current Channel A RMS Overcurrent Error vs. Line Frequency

Figure 31. Current Channel B RMS Overcurrent Error vs. Line Frequency

Figure 32. Voltage Channel RMS Overcurrent Error vs. Line Frequency

SIGNAL-TO-NOISE RATIO (SNR) PERFORMANCE OVER DYNAMIC RANGE

Figure 33. Current Channel A SNR with Respect to Full Scale, AI PGA Gain = $16\times$

Figure 34. Current Channel A SNR with Respect to Full Scale, AI PGA Gain = 38.4×

Figure 36. Voltage Channel SNR with Respect to Full Scale

TEST CIRCUIT

Crosstalk

Crosstalk is measured by grounding one channel and applying a full-scale 50 Hz or 70 Hz signal on all the other channels. The crosstalk is equal to the ratio between the grounded ADC output value and its ADC full-scale output value. The ADC outputs are acquired for 200 sec. Crosstalk is expressed in decibels.

Differential Input Impedance (DC)

The differential input impedance represents the impedance between the IAP and IAN pair, the IBP and IBN pair, or the VAP and VAN pair.

ADC Offset

ADC offset is the difference between the average measured ADC output code with both inputs connected to ground and the ideal ADC output code of zero. ADC offset is expressed in mV.

ADC Offset Drift over Temperature

The ADC offset drift is the change in offset over temperature. It is measured at −40°C, +25°C, and +85°C. Calculate the offset drift over temperature as follows:

$$
Drift = \frac{\left|\frac{Offset(-40^{\circ}C) - Offset(+25^{\circ}C)}{(-40^{\circ}C - (+25^{\circ}C))}\right|}{\left|\frac{Offset(+85^{\circ}C) - Offset(+25^{\circ}C)}{(+85^{\circ}C - (+25^{\circ}C))}\right|}
$$

Offset drift is expressed in µV/°C.

Channel Drift over Temperature

The channel drift over temperature coefficient includes the temperature variation of the PGA and ADC gain when using the internal voltage reference. This coefficient represents the overall temperature coefficient of one channel. With the internal voltage reference, the ADC gain is measured at −40°C, +25°C, and +85°C. Then, the temperature coefficient is calculated as follows:

$$
Drift =
$$

$$
\max \left(\frac{\left| \frac{Gain(-40^{\circ}C) - Gain(+25^{\circ}C)}{\text{Gain}(+25^{\circ}C) \times (-40^{\circ}C - +25^{\circ}C)} \right|}{\left| \frac{Gain(+85^{\circ}C) - Gain(+25^{\circ}C)}{\text{Gain}(+25^{\circ}C) \times (+85^{\circ}C - +25^{\circ}C)} \right|} \right)
$$

Gain drift is measured in ppm/°C.

ADC Gain Error

The gain error in the ADCs represents the difference between the measured ADC output code (minus the offset) and the ideal output code when an external voltage reference of 1.25 V is used. The difference is expressed as a percentage of the ideal code and represents the overall gain error of one channel.

AC Power Supply Rejection (AC PSRR)

AC PSRR quantifies the measurement error as a percentage of reading when the dc power supply is V_{NOM} and modulated with ac and the inputs are grounded. For the ac PSRR measurement, 100 sec of samples are captured with nominal supplies (3.3 V) and a second set is captured with an additional ac signal (233 mV rms at 100 Hz) introduced onto the supplies. Then, the PSRR is expressed as $PSRR = 20 log_{10}(V_{RIPPLE}/V_{NOMINAL}).$

Signal-to-Noise Ratio (SNR)

SNR is calculated by inputting a 50 Hz signal, and acquiring samples over 10 sec. The amplitudes for each frequency, up to the bandwidth given in [Table 1](#page-2-1) as the ADC output bandwidth (−3 dB), are calculated. To determine the SNR, the signal at 50 Hz is compared to the sum of the power from all the other frequencies, removing power from its harmonics. The value for SNR is expressed in decibels.

ADC Output Pass Band

The ADC output pass band is the bandwidth within 0.1 dB, resulting from the digital filtering in the sinc4 filter and sinc4 filter + infinite impulse response (IIR), low-pass filter (LPF).

ADC Output Bandwidth

The ADC output bandwidth is the bandwidth within −3 dB, resulting from the digital filtering in the sinc4 and sinc4 + IIR LPF.

Speed of Convergence

The speed of convergence is the time it takes for mSure to reach a certain level of accuracy. This speed, or time required, is logarithmically proportional to the required accuracy. In other words, if a greater accuracy is required in mSure autocalibration, the time required increases logarithmically.

Similarly, the speed is related to the power mode in which mSure is being run: the lower the power mode, the slower the speed of convergence. This relationship is shown i[n Table 2 f](#page-5-1)or the specified system. The speed of convergence determines the time it takes to complete the autocalibration process and to reach a certain specified accuracy.

Absolute Accuracy

Absolute accuracy takes into account the accuracy of the *mSure* reference. The speed of convergence to reach this accuracy depends on the time of an mSure autocalibration run. The longer the time of an mSure autocalibration run, the greater the accuracy.

Certainty of Estimation

The certainty of the mSure estimation, which is also referred to as simply certainty (CERT), is a metric of the precision of the mSure measurement. This certainty is displayed as a percentage; the lower the value, the more confidence there is in the estimation value.

Conversion Constant

In this data sheet, the conversion constant (CC) is the value that mSure returns when estimating the transfer function of the sensor and front end. This value is in units of A/code or V/code, depending on which channel the estimation occurs.

THEORY OF OPERATION **mSURE AUTOCALIBRATION FEATURE**

The ADE9153A offers mSure autocalibration technology, enabling the automatic calibration of the current and voltage channel accurate, automatic calibration. Autocalibration features have two main components: absolute accuracy and the speed of convergence (see th[e Terminology s](#page-18-0)ection for more details).

When performing autocalibration, the current channels, AI and BI, can be run in two power modes: turbo mode and normal mode. The power mode is a trade-off between the speed of convergence and current consumption. In turbo mode, the speed of convergence is $4\times$ faster and the current consumption is only $2\times$ higher when compared to normal mode, which means that the average consumption over a full run is less than in low power mode, but the instantaneous consumption is higher, as shown in [Figure 38.](#page-20-2)

Figure 38. mSure Autocalibration Power Modes to Same Certainty

The ADE9153A can perform the autocalibration of a meter without requiring an accurate source or reference meter. By powering up the meter, the CC of each channel can be measured, and that requirement alone is enough to perform the autocalibration.

After the meter is powered, the autocalibration feature can be run on each channel, one at a time, by using the MS_ACAL_CFG register. Each channel has a set amount of run time. After each channel finishes a run, the certainty of the measurements are confirmed with the MS_ACAL_xCERT registers. Then, the MS_ACAL_xCC register can be used to calculate a gain value that calibrates the meter.

mSure System Warning Interrupts

A set of interrupts in the ADE9153A are dedicated to alerting the user regarding any issues during an *m*Sure autocalibration. These alerts are all indicated as a bit in the MS_STATUS_IRQ register, which is a Tier 2 status register as described in the [Interrupts/Events s](#page-28-1)ection.

The MS_CONFERR bit is set if a run of mSure is incorrectly set up with the MS_ACAL_CFG register. Clear these registers to 0 and check the settings being written before starting another run.

The MS_ABSENT bit is set if the *m*Sure signal is not detected. If this bit is triggered, wiring in the meter may be incorrect or broken.

The MS_TIMEOUT bit is set if autocalibration is left to run for more than the 600 sec limit of the system. If this interrupt is triggered, ensure that the runs of mSure are being correctly handled in terms of enabling and disabling mSure when appropriate.

The MS_SHIFT bit is set when there is a shift in the CC value that occurs in the middle of a run. This setting means that an event at the meter level changed the CC before the run finished and another run must be performed to achieve a more accurate value. The certainty in this case is high, >50,000 ppm.

[Figure 39 t](#page-20-3)[o Figure 41 s](#page-21-1)how the speed of convergence of the mSure result (the CC value). As the value of the shunt increases, or as the gain of the PGA increases, the speed of convergence also increases due to the signal size being larger. These are both parameters that must be set based on the overall system, taking into account factors such as the maximum current being measured[. Figure 39](#page-20-3) t[o Figure 41 s](#page-21-1)how how the speed of convergence is influenced from factors in a system.

Figure 39. Speed of Convergence for Autocalibration (Shunt Channel, Normal Mode) Based on Shunt Value

Figure 40. Speed of Convergence for Autocalibration (Shunt Channel, Turbo Mode) Based on Shunt Value

Figure 41. Speed of Convergence for Autocalibration (Voltage Channel) Based on the Potential Divider Ratio

MEASUREMENTS

Current Channel

The ADE9153A has two current channels. Channel A is optimized for use with a shunt, and Channel B is for use with a current transformer. The current channel datapaths for Channel A and Channel B are shown in [Figure 42 a](#page-21-2)n[d Figure 43,](#page-21-3) respectively.

Current Channel Gain, xIGAIN

The ADE9153A provides current gain calibration registers, AIGAIN and BIGAIN, with one register for each channel.

The current channel gain varies with xIGAIN, as shown in the following equation:

$$
Current Channel Gain = \left(1 + \frac{xIGAIN}{2^{27}}\right)
$$

High-Pass Filter

A high-pass filter removes dc offsets for accurate rms and energy measurements. This filter is enabled by default and features a corner frequency of 1.25 Hz.

To disable the high-pass filter on all current and voltage channels, set the HPFDIS bit in the CONFIG0 register. The corner frequency is configured with the HPF_CRN bits in the CONFIG2 register.

Digital Integrator

A digital integrator is included on Current Channel B for the possibility of interfacing with a di/dt current sensor, also known as Rogowski coils. It is important to take note that the integrator cannot be used with any of the mSure functions. To configure the digital integrator, use the INTEN_BI bits in the CONFIG0 register. The digital integrator is disabled by default.

Phase Compensation

The ADE9153A provides a phase compensation register for each current channel: APHASECAL and BPHASECAL. The phase calibration range is −15° to +2.25° at 50 Hz and −15° to $+2.7^\circ$ at 60 Hz.

Use the following equation to calculate the xPHASECAL value for a given phase correction (φ)° angle. Phase correction (φ)° is positive to correct a current that lags the voltage, and negative to correct a current that leads the voltage, as seen in a current transformer.

$$
xPHASECAL = \left(\frac{\sin((\rho - \omega) + \sin \omega)}{\sin((2\omega - \phi))}\right) \times 2^{27}
$$

 $\omega = 2\pi \times f_{LINE}/f_{DSP}$

where: f_{LINE} is the line frequency. $f_{DSP} = 4$ kHz.

Voltage Channel

The ADE9153A has a single voltage channel with the datapath shown in [Figure 44.](#page-21-4) The AVGAIN register calibrates the voltage channel and has the same scaling as the xIGAIN registers.

RMS and Power Measurements

The ADE9153A calculates total values of rms current, rms voltage, active power, fundamental reactive power, and apparent power. The algorithm for computing the fundamental reactive power requires initialization of the network frequency using the SELFREQ bit in the ACCMODE register and the nominal voltage in the VLEVEL register.

Calculate the VLEVEL value according to the following equation:

 $VLEVEL = x \times 1,444,084$

where x is the dynamic range of the nominal voltage input signal with respect to full scale.

For example, if the signal is at $\frac{1}{2}$ of full scale, x = 2. Therefore,

 $VLEVEL = 2 \times 1,444,084$

Total RMS

The ADE9153A offers total current and voltage rms measurements on all channels. [Figure 45 s](#page-22-1)hows the datapath of the rms measurements.

Figure 45. Filter-Based Total RMS Datapath

The total rms calculations, one for each channel (AIRMS, BIRMS, and AVRMS), are updated every 4 kSPS. The xIRMS value at full scale is 52,725,703 codes. The xVRMS value at full scale is 26,362,852 codes. The total rms measurements can be calibrated for gain and offset. Perform gain calibration on the respective Current A voltage channel datapath with the xGAIN registers. The following equation indicates how the offset calibration registers modify the result in the corresponding rms registers:

$$
xRMS = \sqrt{xRMS_0^2 + 2^{15} \times xRMOS}_OS
$$

where $xRMS₀$ is the initial $xRMS$ register value before offset calibration.

Total Active Power

The ADE9153A offers a total active power measurement. The datapath for the total active power measurement is shown in [Figure 46.](#page-22-2)

Figure 46. Total Active Power (AWATT) Datapath

The total active power calculation, AWATT, is updated every 4 kSPS. With full-scale inputs, the AWATT value is 10,356,306 codes.

The low-pass filter, LPF2, is enabled by default ($DISAPLPF = 0$) and must be set to this default value for typical operation. Disable LPF2 by setting the DISAPLPF bit in the CONFIG0 register.

The following equation indicates how the gain and offset calibration registers modify the results in the power register:

$$
AWATT = \left(1 + \frac{APGAIN}{2^{27}}\right) AWATT_0 + AWATT_0OS
$$

APGAIN is a common gain for all power measurements: active, reactive, and apparent power measurements.

Fundamental Reactive Power

The ADE9153A offers a fundamental reactive power measurement. [Figure 47 s](#page-23-0)hows the datapath for the fundamental reactive power calculation.

Figure 47. Fundamental Reactive Power (AFVAR) Datapath

The fundamental reactive power calculation, AFVAR, is updated every 4 kSPS. With full-scale inputs, the AFVAR value is 10,356,306 codes.

LPF2 is enabled by default ($DISRPLPF = 0$) and must be set to this default value for typical operation. Disable LPF2 by setting the DISRPLPF bit in the CONFIG0 register.

The following equation indicates how the gain and offset calibration registers modify the results in the power register:

$$
AFVAR = \left(1 + \frac{APGAIN}{2^{27}}\right) AFVAR_0 + AFVAR _OS
$$

Total Apparent Power

The ADE9153A offers a total apparent power measurement. The datapath for the total apparent power calculation is shown in [Figure 48.](#page-23-1)

Figure 48. Total Apparent Power (AVA) Datapath

The total apparent power calculation, AVA, is updated every 4 kSPS. With full-scale inputs, the AVA value is 10,356,306 codes.

LPF2 is enabled by default (DISRPLPF $= 0$) and must be set to this default value for typical operation. Disable LPF2 by setting the DISRPLPF bit in the CONFIG0 register.

The ADE9153A offers a register, VNOM, to calculate the total apparent power when the voltage is missing. This register is set to correspond to a desired voltage rms value. If the VNOMA_ EN bit in the CONFIG0 register is set, the VNOM value is used instead of AVRMS.

Energy Accumulation, Power Accumulation, and No Load Detection Features

The ADE9153A calculates total active, fundamental reactive, and total apparent energy. By default, the accumulation mode is signed accumulation but can be changed to absolute, positive only, or negative only for active and reactive energies using the WATTACC and VARACC bits in the ACCMODE register.

Energy Accumulation

The energy is accumulated into a 42-bit signed internal energy accumulator at 4 kSPS. The user readable energy register is signed and 45 bits wide, split between two 32-bit registers as shown in [Figure 49.](#page-23-2) With full-scale inputs, the user energy register overflows in 106.3 sec.

Figure 49. Internal Energy Accumulator to AWATTHR_HI and AWATTHR_LO

Energy Accumulation Modes

The energy registers can accumulate a user defined number of samples or half line cycles configured by the EGY_TMR_ MODE bit in the EP_CFG register. Half line cycle accumulation uses the voltage channel zero crossings. The number of samples or half line cycles is set in the EGY_TIME register. The maximum value of EGY_TIME is 8191 decimal. With full-scale inputs, the internal register overflows in 13.3 sec. For a 50 Hz signal, EGY_ TIME must be lower than 1329 decimal to prevent overflow during half line cycle accumulation.

After EGY_TIME + 1 samples or half line cycles, the EGYRDY bit is set in the status register and the energy register is updated. The data from the internal energy register is added or latched to the user energy register, depending on the EGY_LD_ACCUM bit setting in the EP_CFG register.

16258-150

Reset Energy Register on Read

The user can reset the energy register on a read using the RD_RST_EN bit in the EP_CFG register. In this way, the value in the user energy register is reset when it is read.

Power Accumulation

The ADE9153A accumulates the total active, fundamental reactive, and total apparent powers into the AWATT_ACC, AFVAR_ACC, and AVA_ACC 32-bit signed registers, respectively. This accumulation can be used as an averaged power reading.

The number of samples accumulated is set using the PWR_ TIME register. The PWRRDY bit in the status register is set after PWR_TIME + 1 samples accumulate at 4 kSPS. The maximum value of the PWR_TIME register is 8191 decimal, and the maximum power accumulation time is 1.024 sec.

The CFxSIGN, AVARSIGN, and AWSIGN bits in the PHSIGN register indicate the sign of accumulated powers over the PWR_TIME interval. When the sign of the accumulated

power changes, the corresponding REVx bits in the status register are set and IRQ generates an interrupt.

The ADE9153A allows the user to accumulate total active power and fundamental reactive power into separate positive and negative accumulation registers: PWATT_ACC, NWATT_ ACC, PFVAR_ACC, and NFVAR_ACC. A new accumulation from zero begins when the power update interval set in PWR_TIME elapses.

No Load Detection Feature

The ADE9153A features no load detection for each energy to prevent energy accumulation due to noise. If the accumulated energy over the user defined time period is below the user defined threshold, zero energy is accumulated into the energy register. The NOLOAD_TMR bits in the EP_CFG register determine the no load time period, and the ACT_NL_LVL, REACT_NL_LVL, and APP_NL_LVL registers contain the user defined no load threshold. The no load status is available in the PHNOLOAD register and the status register, which can be driven to the IRQ interrupt pin.

Figure 50. Digital to Frequency Conversion for CFx

Digital to Frequency Conversion—CFx Output

The ADE9153A includes two pulse outputs on the CF1 and CF2 output pins that are proportional to the energy accumulation. The block diagram of the CFx pulse generation is shown i[n Figure 50.](#page-24-0) CF2 is multiplexed with ZX and DREADY.

Calibration Frequency (CF) Energy Selecti**on**

The CFxSEL bits in the CFMODE register select which type of energy to output on the CFx pins. For example, with CF1SEL = 000b and CF2SEL = 100b, CF1 indicates the total active energy, and CF2 indicates the fundamental reactive energy.

Configuring the CFx Pulse Width

The values of the CFx_LT and the CF_LTMR bits in the CF LCFG register determine the pulse width.

The maximum CFx with threshold $(xTHR) = 0x00100000$ and CFxDEN = 2 is 78.9 kHz. It is recommended to leave xTHR at the default value of 0x00100000.

CFx Pulse Sign

The CFxSIGN bits in the PHSIGN register indicate whether the energy in the most recent CFx pulse is positive or negative. The REVPCFx bits in the status register indicate if the CFx polarity changed sign. This feature generates an interrupt on the IRQ pin.

Clearing the CFx Accumulator

To clear the accumulation in the digital to frequency converter and CFDEN counter, write 1 to the CF_ACC_CLR bit in the CONFIG1 register. The CF_ACC_CLR bit automatically clears itself.

POWER QUALITY MEASUREMENTS

Zero-Crossing Detection

The ADE9153A offers zero-crossing detection on the voltage and both current channels. The current and voltage channel datapaths preceding the zero-crossing detection are shown in [Figure 51 a](#page-25-1)nd [Figure 52.](#page-25-2)

Use the ZX_SRC_SEL bit in the CONFIG0 register to select data before the high-pass filter or after phase compensation to configure the inputs to zero-crossing detection. ZX_SRC_SEL = 0 by default after reset.

To provide protection from noise, voltage channel zero-crossing events (ZXAV) do not generate if the absolute value of the LPF1 output voltage is smaller than the threshold, ZXTHRSH. The current channel zero-crossing detection outputs, ZXAI and ZXBI, are active for all input signals levels.

Calculate the zero-crossing threshold, ZXTHRSH, from the following equation:

 $x \times 32 \times 2^8$

 $ZXTHRSH =$ $(V_$ WAV at Full Scale) \times (LPF1 Attenuation)

$$
f_{\rm{max}}
$$

where

V_WAV at Full Scale is ±37,282,702 decimal. LPF1 Attenuation is 0.86 at 50 Hz, and 0.81 at 60 Hz. x is the dynamic range below which the voltage channel zero crossing must be blocked.

Figure 51. Voltage Channel Signal Path Preceding Zero-Crossing Detection

Figure 52. Current Channel Signal Path Preceding Zero-Crossing Detection

The zero-crossing detection circuits have two different output rates: 4 kSPS and 512 kSPS. The 4 kSPS zero-crossing signal calculates the line period, updates the ZXx bits in the status register, and monitors the zero-crossing timeout and energy accumulation functions. The 512 kSPS zero-crossing signal calculates the angle and updates the zero-crossing output on the CF2/ZX/ DREADY pin.

CF1/ZX/DREADY

The CF1/ZX/DREADY pin can output zero crossings using the ZX_OUT_OE bit in the CONFIG1 register. The CF1/ZX/ DREADY output pin goes from low to high when a negative to positive transition is detected and from high to low when a positive to negative transition occurs.

Zero-Crossing Timeout

If a zero crossing is not received after $(ZXTOUT + 1)/4000$ sec, the ZXTOAV bit in the status register is set and generates an interrupt on the IRQ pin.

Line Period Calculation

The ADE9153A calculates the line period on the voltage with the result available in the APERIOD register. Calculate the line period, t_L, from the APERIOD register according to the following equation:

$$
t_L = \frac{APERIOD + 1}{4000 \times 2^{16}} (\text{sec})
$$

If the calculated period value is outside the range of 40 Hz to 70 Hz, or if zero crossings are not detected, the APERIOD register is coerced to correspond to 50 Hz or 60 Hz, depending on the SELFREQ bit in the ACCMODE register.

Angle Measurement

The ADE9153A provides two angle measurements: ANGL_AV_AI for the angle between current Channel A and the voltage channel, and ANGL_AI_BI for the angle between Current Channel A and Current Channel B. To convert angle register readings to degrees, use the following equations.

For a 50 Hz system,

Angle (Degrees) = $ANGL_x y \times 0.017578125$

For a 60 Hz system,

Angle (Degrees) = $ANGL_x y \times 0.02109375$

One Cycle RMS Measurement

RMS½ is an rms measurement performed over one line cycle, updated every half cycle. This measurement is provided on all three channels for voltage and current. All the half cycle rms measurements are performed over the same time interval and update at the same time, as indicated by the RMS_OC_RDY bit in the status register. The results are stored in the AIRMS_OC, AVRMS_OC, and BIRMS_OC registers. The xIRMS_OC and AVRMS_OC register reading with full-scale inputs is 52,725,703 codes and 26,362,852, respectively.

It is recommended to select the data before the high-pass filter for the fast rms measurement by setting the RMS_OC_SRC bit in the CONFIG0 register.

The voltage channel is used for the timing of the rms½ measurement. Alternatively, set the UPERIOD_SEL bit in the CONFIG2 register to set desired period in the USER_PERIOD register for line period measurement. An offset correction register, xRMS_OC_OS, is available for improved performance with small input signal levels. The datapath is shown i[n Figure 53.](#page-26-0)

Dip and Swell Indication

The ADE9153A monitors the rms½ value on the voltage channel to determine a dip and swell event. If the voltage goes below a threshold specified in the DIP_LVL register for a user configured number of half cycles in the DIP_CYC register, the DIPA bit is set in the EVENT_STATUS register. The minimum rms½ value measured during the dip is stored in the DIPA register.

Similarly, if the voltage goes above a threshold specified in the SWELL_LVL register for a user configured number of half cycles in the SWELL_CYC register, the SWELLA bit is set in the EVENT_STATUS register. The maximum rms½ value measured during the swell is stored in the SWELLA register.

The dip and swell event generates an interrupt on the IRQ pin.

Overcurrent Indication

The ADE9153A monitors the rms½ value on current channels to determine overcurrent events. If an rms½ current is greater than the user configured threshold in the OI_LVL register, the OIx bit in the EVENT_STATUS register is set. The overcurrent event generates an interrupt on the IRQ pin.

The OIx_EN bits in the CONFIG3 register select the current channel to monitor for overcurrent events. The OIx bits in the EVENT_STATUS register indicate which current channel exceeded the threshold. The overcurrent value is stored in the OIA and OIB registers.

Peak Detection

The ADE9153A records the peak value measured on all three channels from the AI_WAV, AV_WAV, and BI_WAV waveforms. The PEAK_SEL bits in the CONFIG3 register allow the user to select which channel to monitor.

The IPEAK register stores the peak current value in the IPEAKVAL bits and indicates which phase currents reached the value in the IPPHASE bits. IPEAKVAL is equal to xI_WAV/2⁵.

Similarly, VPEAK stores the peak voltage value in the VPEAKVAL bits. VPEAKVAL is equal to AV_WAV/2⁵. After a read, the VPEAK and IPEAK registers reset.

Power Factor

The power factor calculation, APF, is updated every 1.024 sec. The sign of the APF calculation follows the sign of AWATT. To determine if power factor is leading or lagging, refer to the sign of the total or fundamental reactive energy and the sign of the APF or AWATT value, as shown i[n Figure 54.](#page-27-0)

The power factor result is stored in 5.27 format. The highest power factor value is 0x07FF FFFF, which corresponds to a power factor of 1. A power factor of −1 is stored as 0xF800 0000. To

determine the power factor from the APF register value, use the following equation:

Temperature

The temperature reading is available in the TEMP_RSLT register. To convert the temperature range into Celsius, use the following equation:

 $Temperature (°C) = TEMP_RSLT \times (-TEMP_GAIN/2^{17}) +$ (TEMP_OFFSET/2⁵)

During the manufacturing of each device, the TEMP_GAIN and TEMP_OFFSET bits of Register TEMP_TRIM are programed. To configure the temperature sensor, program the TEMP_CFG register.

APPLICATIONS INFORMATION **INTERRUPTS/EVENTS**

The ADE9153A has two pins, IRQ and ZX/DREADY/CF2, that can be used as interrupts to the host processor.

IRQ PIN INTERRUPTS

The IRQ pin goes low when an enabled interrupts occurs and stays low until the event is acknowledged by setting the corresponding status bit in the status register. The bits in the mask register configure the respective interrupts.

SERVICING INTERRUPTS

Interrupts in the ADE9153A are in a tiered system where it never takes more than two communications to clear an interrupt. The status register is a Tier 1 interrupt register and CHIP_STATUS, EVENT_STATUS, and MS_STATUS_IRQ are Tier 2 interrupt registers, which correspond to the status bits, CHIP_STAT, EVENT_STAT, and MS_STAT.

For the Tier 1 status register bits, Bits[25:0],

- 1. Read the status register to see which bit is set.
- 2. Write a 1 to the status bits that must be cleared.

For the Tier 2 status register bits, Bits[31:29],

- 1. Read the status register to see which Tier 2 register is set.
- 2. Read the Tier 2 register (CHIP_STATUS, EVENT_STATUS, or MS_STATUS_IRQ); the register is cleared on a read.

CF2/ZX/DREADY EVENT PIN

The CF2 pin is multiplexed with the ZX and DREADY functions that track the state of zero crossings and when new data is available, respectively. The ZX pin functionality goes high with negative to positive zero crossings and goes low with positive negative zero crossings. The DREADY pin functionality outputs a 1 ms pulse when new data is ready.

ACCESSING ON-CHIP DATA

The ADE9153A has two communication protocols for accessing on-chip data, a fast 10 MHz SPI and a slower 4800 Baud/ 115,200 Baud universal asynchronous receiver/transmitter (UART).

After power-on or reset, to select the SPI interface, the SS pin must be low and the SCLK pin must be high. To select the UART interface, the \overline{SS} pin must be high and the SCLK pin must be low. When the ADE9153A is powered, the communication is set, and it is locked in until the next ADE9153A reset.

SPI PROTOCOL OVERVIEW

The ADE9153A has an SPI-compatible interface consisting of four pins: SCLK, MOSI/RX, MISO/TX, and \overline{SS} . The ADE9153A is always an SPI slave; it never initiates a SPI communication. The SPI interface is compatible with 16-bit and 32-bit read/write operations. The maximum serial clock frequency supported by this interface is 10 MHz.

The ADE9153A provides SPI burst read functionality on certain registers, allowing multiple register to be read after sending one command header, CMD_HDR.

The ADE9153A SPI port calculates a 16-bit cyclic redundancy check (CRC-16) of the data sent out on the MOSI/RX pin so that the integrity of the data received by the master can be checked. The CRC of the data sent out on the MOSI/RX pin during the last register read is offered in a 16-bit register, CRC_SPI, and can be appended to the SPI read data as part of the SPI transaction.

UART INTERFACE

The ADE9153A has a UART interface consisting of two pins: RX and TX. This UART interface allows an isolated communication interface to be achieved using only two low cost opto-isolators. The UART interface is compatible with 16-bit and 32-bit read/write operations. When the UART is selected, the Baud rate is 4800 Baud; however, a faster communication rate of 115,200 Baud can also be selected. The ADE9153A Baud rates are shown i[n Table 7.](#page-29-3)

Table 7. UART Baud Rate

If the UART is to be used at 4800 Baud, no action is required when the UART interface is chosen after a reset. The 115,200 Baud rate is chosen with a single write of 0x0052 to the UART_BAUD_ SWITCH register. The Baud rate can be switched back to 4800 Baud by writing 0x000 to the UART_BAUD_SWITCH register. UART_BAUD_SWITCH is a write only register.

The UART communication is comprised of 11-bit frames with one start bit, eight data bits, one odd parity bit, and one stop bit.

Every UART communication starts with two command frames that contain the ADE9153A address being accessed, a read or write bit, a bit indicating whether to include the checksum, and then 00b as the lower two bits (see [Figure 57\)](#page-29-4).

The frames are then organized with the two command header frames, followed by the data frames, and finally an optional checksum that is enabled in the command frames.

COMMUNICATION VERIFICATION REGISTERS

The ADE9153A includes three register that allow SPI operation verification. The LAST_CMD (Address 0x4AE), LAST_DATA_16 (Address 0x4AC), and LAST_DATA_32 (Address 0x423) registers record the received CMD_HDR and the last read or transmitted data.

CRC OF CONFIGURATION REGISTERS

The configuration register CRC feature in the ADE9153A monitors certain user and private register values. The results are stored in the CRC_RSLT register. When enabled, the ADE9153A generates an interrupt on IRQ if any of the monitored registers change the value of the CRC_RSLT register.

CONFIGURATION LOCK

The configuration lock feature prevents changes to the ADE9153A configuration. To enable this feature, write 0x3C64 to the WR_LOCK register. To disable the feature, write 0x4AD1.

To determine whether this feature is active, read the WR_LOCK register, which reads as 1 if the protection is enabled and 0 if it is disabled.

When this feature is enabled, it prevents writing to addresses from Address 0x000 to Address 0x073 and Address 0x400 to Address 0x4FE.

REGISTER INFORMATION

REGISTER SUMMARY

Table 8. Register Summary

REGISTER DETAILS

Table 9. Register Details

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D16519-0-2/18(0)

www.analog.com

Rev. 0 | Page 50 of 50