

TC1791

AP32162

Design Guideline for TC1791 Microcontroller Board Layout

Application Note

V1.2 2012-02

Microcontrollers

**Edition 2012-02**

**Published by  
Infineon Technologies AG  
81726 Munich, Germany**

**© 2012 Infineon Technologies AG  
All Rights Reserved.**

#### **LEGAL DISCLAIMER**

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

**Device1**

**Revision History: V1.2, 2012-02**

**Previous Version: V1.1 2011-11**

Page	Subjects (major changes since last revision)
10	Fig-4 changed.

**We Listen to Your Comments**

Is there any information in this document that you feel is wrong, unclear or missing?  
 Your feedback will help us to continuously improve the quality of this document.  
 Please send your proposal (including a reference to this document) to:

[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)



## Table of Contents

<b>1</b>	<b>Overview .....</b>	<b>5</b>
1.1	General Information .....	5
1.2	Pinout of TC1791 .....	5
<b>2</b>	<b>PCB Design Recommendations .....</b>	<b>5</b>
2.1	Decoupling .....	8
2.2	Decoupling Capacitor List: .....	11

# 1 Overview

The TC1791 is a 32-Bit microcontroller in a LFBGA-292 package, which requires a PCB carefully designed for electromagnetic compatibility. In addition to the Infineon PCB Design Guidelines for Microcontrollers (AP24026), which gives general design rule informations for PCB design, some product-specific recommendations and guidelines for the TC1791 are discussed here.

## 1.1 General Information

The microcontroller has three supply domains (VDD=1.3V for Core, VDDP=3.3V for I/O Pad, VDDM=3.3V or 5V for ADC), which should be decoupled individually.

The power supply feeding from the regulator outputs to each domain can be made on a supply layer (POWER).

## 1.2 Pinout of TC1791

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
Y	VSS	P14.6 EBU GPTA	P14.8 EBU GPTA	VSSP	P10.5 SSC_SLS	P10.0 SSC_MRS T	P10.3 SSC_CLK	P4.7 GPTA	P4.3 GPTA	VSSP	VSSMF	AN30	AN26	VAGND0	VAREF0	AN39 P17.11	AN37 P17.9	AN34	AN1	NC		
W	VDD	VSS	P14.4 EBU GPTA	VDDP	P10.4 SSC_SLS	P10.1 SSC_MTS R	P4.10 GPTA	P4.6 GPTA	P4.2 GPTA	VDDP	VFAGND	AN29	AN25	VAREF2	VAREF1	AN38 P17.10	AN36 P17.8	AN33	AN2	AN3		
V	P14.2 EBU GPTA	VDD		<b>TC1791</b>																		
U	P14.0 EBU GPTA	P15.15 EBU GPTA		VSS	P10.2 SSC_SLS	P4.14 GPTA	P4.9 GPTA	P4.5 GPTA	P4.1 GPTA	VDDMF	VFAREF	AN28	AN24	AN43 P17.15	AN41 P17.13	AN47	AN32		AN4	AN44		
T	P13.14 EBU GPTA	P13.13 EBU GPTA		VDD	VSS	P4.12 GPTA	P4.8 GPTA	P4.4 GPTA	P4.0 GPTA	VDDAF	AN31	AN27	AN35	AN42 P17.14	AN40 P17.12	AN7	AN0		AN6	AN46		
R	P13.12 EBU GPTA	P13.11 EBU GPTA		VDD	VSS	<b>Top-View</b>																
P	P13.9 EBU GPTA	P15.8 EBU GPTA		P13.7 EBU GPTA	P13.6 EBU GPTA		VDD	VSS	VSS	VSS	VSS	VDD				AN10 P17.2	AN11 P17.3		AN12 P17.4	AN13 P17.5		
N	P13.5 EBU GPTA	P15.4 EBU GPTA		P13.3 EBU GPTA	P13.2 EBU GPTA		VDD	VSS	VSS	VSS	VSS	VDD		VDD		AN16	AN17		AN14 P17.6	AN15 P17.7		
M	VDDP	VDDP		P13.1 EBU GPTA	P13.0 EBU GPTA		VSS	VSS		VSS	VSS		VSS	VSS		AN18	AN19		AN20	AN21		
L	VSSP	VSSP		VDDPF3	VDDFL3		VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS		NC	NC		AN22	AN23		
K	XTAL1	XTAL2		VDDPF	VDDOSC		VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS		VDDFL3	P15 ADMUX		VDDP	VSSP		
J	VSS OSC	VDD OSC		TDI	TMS		VSS	VSS		VSS	VSS		VSS	VSS		P14 ADMUX	P13 ADMUX		P12 ADMUX	P11 ADMUX		
H	TCK	TRST		TDO	P3.14 BRKIN BRKOUT		VDD		VSS	VSS	VSS	VSS	VSS	VDD		P10 ADMUX	P11 REG0		P12 EXTCLK	P10 EXTCLK		
G	ESR1	ESR0		Testmode	P3.13 BRKIN BRKOUT		VDD	VSS	VSS	VSS	VSS	VSS	VDD			P19 RREADY	P18 RVALID		P16 TYALID	P17 TDATA		
F	P3.10 EMSTOP	PORST		P3.5 GPTA MSC_EN	P3.6 GPTA MSC_EN											P8.5 RREADY	P8.7 RDATA		P8.4 RCLK	P8.0 TCLK		
E	P3.7 GPTA MSC_SOP	P3.8 GPTA MSC_FCL		P3.0 GPTA MSC_EN	VSSP	P5.5 MSC_SDI	P3.0 GPTA	P3.4 GPTA	P3.12 GPTA	P0.1 HwCFG	P0.3 HwCFG	P0.5 HwCFG	P0.7 HwCFG	P2.6 SSC_SLS	P8.1 TREADY	VSSP	P8.2 TVALID		P8.3 TDATA	P6.15 CANL_TXD ERAY		
D	P3.2 GPTA MSC_SOP	P3.1 GPTA MSC_EN		VSSP	P5.7 MSC_SDI	P5.2 ASC_RxD	P5.12 LVDS_S0 N	P3.10 GPTA	P0.0 HwCFG	P0.2 HwCFG	P0.4 HwCFG	P0.6 HwCFG	P2.10 GPTA	P2.5 SSC_SLS	P2.4 SSC_SLS	P6.7 SSC_SLS	VSSP			P6.11 ASC CANL_TXD ERAY_en	P6.14 CANL_RxD ERAY	
C	P3.3 GPTA MSC_FCL	P3.4 GPTA MSC_EN																		P6.10 ASC CANL_RxD ERAY_en	P6.13 CANL_TXD ERAY	
B	P5.6 MSC_EN	VSSP	VDDP	P5.3 LVDS_SOP	P5.8 LVDS_S0 N	P5.3 ASC_TxD	P5.13 LVDS_SOP	P5.14 LVDS_FCL N	P0.10 ERAY_EN	P0.13 ERAY_RxD	VDDP	P0.9 ERAY_RxD	P2.12 GPTA	P2.7 SSC_SLS	P2.3 SSC_SLS	P6.8 CANL_RxD ASC	P6.4 MSTR		VDDP	VSSP	P6.12 CANL_RxD ERAY	
A	VSSP	VDDP	P5.4 MSC_EN	P5.11 LVDS_FCL P	P5.10 LVDS_FCL N	P5.0 ASC_RxD	P5.1 ASC_TxD	P5.15 LVDS_FCL P	P0.11 ERAY_EN	P0.12 ERAY_TxD	VSSP	P2.14 GPTA	P2.8 GPTA	P2.2 SSC_SLS	P6.9 CANL_TxD ASC	P6.6 SCLK	P6.5 MRST		VDDP	NC		

Figure 1 Pinout of TC1791 (BGA-292):

## 2 PCB Design Recommendations

- To minimize the EMI radiation on the PCB the following signals have to be considered as critical:
  - LVDS Pins
  - MLI Pins

- MSC Pins
- ERAY Pins
- Supply Pins

Route these signals with adjacent ground reference and avoid signal and reference layer changes.

Route them as short as possible.

Routing ground on each side can help to reduce coupling to other signals.


- For unused **“Output, Supply, Input and I/O “** pins following points must be considered:

1. Supply Pins (Modules)	<ul style="list-style-type: none"> <li>• See the User’s Manual.</li> </ul>
2. I/O-Pins	<ul style="list-style-type: none"> <li>• Should be configured as output and driven to static low in the weakest driver mode in order to improve EMI behaviour. Configuration of the I/O as input with pullup is also possible.</li> <li>• Solderpad should be left open and not be connected to any other net (layout isolated PCB-pad only for soldering).</li> </ul>
3. Output Pins including LVDS	<ul style="list-style-type: none"> <li>• Should be driven static in the weakest driver mode.</li> <li>• If static output level is not possible, the output driver should be disabled.</li> <li>• Solderpad should be left open and not be connected to any other net (layout isolated PCB-pad only for soldering).</li> </ul>
4. Input Pins without internal pull device	<ul style="list-style-type: none"> <li>• For pins with alternate function see product target specification to define the necessary logic level.</li> <li>• Should be connected with high-ohmic resistor to GND (range 10k – 1Meg) wherever possible. No impact on design is however expected if a direct connection to GND is made.</li> <li>• Groups of 8 pins can be used to reduce number of external pull-up/down devices (keep in mind leakage current).</li> </ul>
5. Input Pins with internal pull device	<ul style="list-style-type: none"> <li>• For pins with alternate function see product specification to define the necessary logic level</li> <li>• Should be configured as pull-down and should be activated static low (exception: if the User’s Manual requires high level for alternate functions). No impact on design is expected if static high level is activated.</li> <li>• Solderpad should not be connected to any other net (isolated PCB-pad only for soldering)</li> </ul>

- The ground system must be designed as follows:
  - Separate analog and digital grounds.
  - The analog ground must be separated into two groups:
    1. Ground for OSC and PLL (VSSOSC for VDDOSC, VDDOSC3, VDDPF and VDDPF3) as common star point.
    2. Ground for ADC (VSSM for VDDM, VSSMF for VDDMF/VDDAF) as common star point.
- To reduce the radiation / coupling from the oscillator circuit, a separated ground island on the GND layer should be made. This ground island can be connected at one point to the GND layer. This helps to keep noise generated by the oscillator circuit locally on this separated island. The ground connections

of the load capacitors and VSSOSC should also be connected to this island. Traces for the load capacitors and Xtal should be as short as possible.

- The power distribution from the regulator to each power plane should be made over filters (see Figure 2).
- RC Filters can be inserted in the supply paths at the regulator output and at the branchings to other module supply pins like VDDOSC, VDDOSC3, VDDFL3, VDDPF, VDDPF3, VDDM, VDDMF, VDDAF (see Figure 2). Using inductance or ferrite beads (5 – 10  $\mu$ H) instead of the resistors can improve the EME behaviour of the circuit and reduce the radiation up to  $\sim 10$ dB $\mu$ V on the related supply net.
- OCDS must be disabled.
- Select weakest possible driver strengths and slew rates for all I/Os (see Scalable Pads AppNote AP32111).
- Use lowest possible frequency for SYSCLK.
- Avoid cutting the GND plane by via groups. A solid GND plane must be designed.




**Figure 2** Filtering of VDDOSC, VDDOSC3, VDDFL3, VDDPF, VDDPF3, VDDM, VDDMF, VDDAF supply pins

## 2.1 Decoupling

- All supply domains of TC1791 should be decoupled separately (see decoupling placement example in Figure 3).
- Type of capacitors:
  - Values: 47 nF, 100 nF, 330 nF
  - X7R Ceramic Multilayer (low ESR and low ESL)
- All supply pins should be connected first to the dedicated decoupling capacitor and then from the capacitors over vias to the power planes.
- All VSS pins should be connected to the GND.
- The decoupling capacitors should be placed directly under the IC or if necessary, some capacitors can be placed on top layer close to the supply pins of the IC.
- Ground plane on bottom layer can be used to connect the capacitors. If no plane is used, they should be connected with vias to the GND layer.
- Multiple vias should be used at capacitors to get a low impedance connection between capacitors and POWER/GND planes or pins.
- All capacitors must be placed as close as possible to the related supply pin group.

In Figure 3 shown examples are based on device power supply concept and implementation. Alternative implementations are also acceptable and must be evaluated within application by customer.





**Figure 3** Capacitor Placement Example for Decoupling of TC1791 (LFBGA-292) on a four layer board




Figure 4 Layout Proposal Oscillator Circuit

## 2.2 Decoupling Capacitor List:

<u>Capacitor</u>	<u>Supply</u>	<u>Pins(BGA-292)</u>
47 nF	VDD	G8/H7
47 nF	VDD	G13/H14
47 nF	VDD	N7/P8
47 nF	VDD	N14/P13
47 nF	VDD	R16/T17
47 nF	VDD	V19/W20
47 nF	VDDP	A2/B3
47 nF	VDDP	B10
47 nF	VDDP	A19/B18
47 nF	VDDP	K2
47 nF	VDDP	M19/M20
47 nF	VDDP	W11
47 nF	VDDP	W17
330 nF	VDDOSC	J19
330 nF	VDDOSC3	K16
47 nF	VDDFL3	K5
47 nF	VDDFL3	L16
330 nF	VDDPF	K17
330 nF	VDDPF3	L17
47 nF	VDDM	R2
47 nF	VDDMF	U11
47 nF	VDDAF	T11

**Note:** This application note contains design recommendations from Infineon Technologies point of view. Effectiveness and performance of the final application implementation must be validated by customer, based on dedicated implementation choices.

[www.infineon.com](http://www.infineon.com)

Published by Infineon Technologies AG