

# Low Inductance Capacitors



## Introduction

As switching speeds increase and pulse rise times decrease the need to reduce inductance becomes a serious limitation for improved system performance. Even the decoupling capacitors, that act as a local energy source, can generate unacceptable voltage spikes:  $V = L (di/dt)$ . Thus, in high speed circuits, where  $di/dt$  can be quite large, the size of the voltage spike can only be reduced by reducing  $L$ .

Figure 1 displays the evolution of ceramic capacitor toward lower inductance designs over the last few years. AVX has been at the forefront in the design and manufacture of these newer more effective capacitors.




Figure 1. The evolution of Low Inductance Capacitors at AVX (values given for a 100 nF capacitor of each style)

## LOW INDUCTANCE CHIP CAPACITORS

The total inductance of a chip capacitor is determined both by its length to width ratio and by the mutual inductance coupling between its electrodes. Thus a 1210 chip size has lower inductance than a 1206 chip. This design improvement is the basis of AVX's low inductance chip capacitors, LI Caps, where the electrodes are terminated on the long side of the chip instead of the short side. The 1206 becomes an 0612 as demonstrated in Figure 2. In the same manner, an 0805 becomes an 0508 and 0603 becomes an 0306. This results in a reduction in inductance from around 1200 pF for conventional MLC chips to below 200 pF for Low Inductance Chip Capacitors. Standard designs and performance of these LI Caps are given on pages 46 and 47.





Figure 2. Change in aspect ratio: 1206 vs. 0612

## INTERDIGITATED CAPACITORS

Multiple terminations of a capacitor will also help in reducing the parasitic inductance of the device. The IDC is such a device. By terminating one capacitor with 8 connections the ESL can be reduced even further. The measured inductance of the 0612 IDC is 60 pF, while the 0508 comes in around 50 pF. These FR4 mountable devices allow for even higher clock speeds in a digital decoupling scheme. Design and product offerings are shown on pages 48 and 49.



## LOW INDUCTANCE CHIP ARRAYS (LICA®)

Further reduction in inductance can be achieved by designing alternative current paths to minimize the mutual inductance factor of the electrodes (Figure 3). This is achieved by AVX's LICA® product which was the result of a joint development between AVX and IBM. As shown in Figure 4, the charging current flowing out of the positive plate returns in the opposite direction along adjacent negative plates. This minimizes the mutual inductance.

The very low inductance of the LICA capacitor stems from the short aspect ratio of the electrodes, the arrangement of the tabs so as to cancel inductance, and the vertical aspect of the electrodes to the mounting surface.




Figure 3. Net Inductance from design. In the standard Multilayer capacitor, the charge currents entering and leaving the capacitor create complementary flux fields, so the net inductance is greater. On the right, however, if the design permits the currents to be opposed, there is a net cancellation, and the inductance is much lower.



# Low Inductance Capacitors



## Introduction




Figure 4. LICA's Electrode/Termination Construction. The current path is minimized – this reduces self-inductance. Current flowing out of the positive plate, returns in the opposite direction along the adjacent negative plate – this reduces the mutual inductance.

Also the effective current path length is minimized because the current does not have to travel the entire length of both electrodes to complete the circuit. This reduces the self inductance of the electrodes. The self inductance is also minimized by the fact that the charging current is supplied by both sets of terminals reducing the path length even further!

The inductance of this arrangement is less than 30 pH, causing the self-resonance to be above 100 MHz for the same popular 100 nF capacitance. Parts available in the LICA design are shown on pages 50 and 51.

Figure 5 compares the self resonant frequencies of various capacitor designs versus capacitance values. The approximate inductance of each style is also shown.

Active development continues on low inductance capacitors. C4 termination with low temperature solder is now available for plastic packages. Consult AVX for details.




Figure 5. Self Resonant Frequency vs. Capacitance and Capacitor Design

# Low Inductance Capacitors





## 0612/0508/0306 LICC (Low Inductance Chip Capacitors)

### GENERAL DESCRIPTION

The total inductance of a chip capacitor is determined both by its length to width ratio and by the mutual inductance coupling between its electrodes.

Thus a 1210 chip size has a lower inductance than a 1206 chip. This design improvement is the basis of AVX's Low Inductance Chip Capacitors (LICC), where the electrodes are terminated on the long side of the chip instead of the short side. The 1206 becomes an 0612, in the same manner, an 0805 becomes an 0508, an 0603 becomes an 0306. This results in a reduction in inductance from the 1nH range found in normal chip capacitors to less than 0.2nH for LICCs. Their low profile is also ideal for surface mounting (both on the PCB and on IC package) or inside cavity mounting on the IC itself.



### HOW TO ORDER

#### 0612

**Size**  
0306  
0508  
0612

#### Z

**Voltage**  
6 = 6.3V  
Z = 10V  
Y = 16V  
3 = 25V  
5 = 50V

#### D

**Dielectric**  
C = X7R  
D = X5R

#### 105

**Capacitance Code (In pF)**  
2 Sig. Digits +  
Number of Zeros

#### M

**Capacitance Tolerance**  
K =  $\pm 10\%$   
M =  $\pm 20\%$

#### A

**Failure Rate**  
A = N/A

#### T

**Terminations**  
T = Plated Ni  
and Sn  
J = Tin/Lead

#### 2

**Packaging Available**  
2 = 7" Reel  
4 = 13" Reel

#### A\*

**Thickness**  
**Thickness**  
mm (in)  
0.56 (0.022)  
0.61 (0.024)  
0.76 (0.030)  
1.02 (0.040)  
1.27 (0.050)

### PERFORMANCE CHARACTERISTICS



<b>Capacitance Tolerances</b>	K = $\pm 10\%$ ; M = $\pm 20\%$
<b>Operation Temperature Range</b>	X7R = -55°C to +125°C; X5R = -55°C to +85°C
<b>Temperature Coefficient</b>	$\pm 15\%$ (0VDC)
<b>Voltage Ratings</b>	6.3, 10, 16, 25 VDC
<b>Dissipation Factor</b>	6.3V = 6.5% max; 10V = 5.0% max; 16V = 3.5% max; 25V = 3.0% max
<b>Insulation Resistance (@+25°C, RVDC)</b>	100,000M $\Omega$ min, or 1,000M $\Omega$ per $\mu$ F min., whichever is less

### TYPICAL INDUCTANCE

Package Style	Measured Inductance (pH)
1206 MLCC	1200
0612 LICC	170
0508 LICC	130
0306 LICC	105

\*Note: See Range Chart for Codes

### TYPICAL IMPEDANCE CHARACTERISTICS




# Low Inductance Capacitors



## 0612/0508/0306 LICC (Low Inductance Chip Capacitors)

SIZE	0306					0508					0612				
Packaging	Embossed					Embossed					Embossed				
Length	MM (in.)					MM (in.)					MM (in.)				
Width	MM (in.)					MM (in.)					MM (in.)				
WVDC	6.3	10	16	25	50	6.3	10	16	25	50	6.3	10	16	25	50
CAP (uF)	0.001					0.0022					0.0047				
	0.010					0.015					0.022				
	0.047					0.068					0.10				
	0.15					0.22					0.47				
	0.68					1.0					1.5				
	2.2					3.3					4.7				
	10														

### PHYSICAL DIMENSIONS AND PAD LAYOUT



### PHYSICAL CHIP DIMENSIONS mm (in)

	L	W	t
<b>0612</b>	1.60 ± 0.25 (0.063 ± 0.010)	3.20 ± 0.25 (0.126 ± 0.010)	0.13 min. (0.005 min.)
<b>0508</b>	1.27 ± 0.25 (0.050 ± 0.010)	2.00 ± 0.25 (0.080 ± 0.010)	0.13 min. (0.005 min.)
<b>0306</b>	0.81 ± 0.15 (0.032 ± 0.006)	1.60 ± 0.15 (0.063 ± 0.006)	0.13 min. (0.005 min.)

T - See Range Chart for Thickness and Codes

Solid = X7R      = X5R


mm (in.)	
0306	
Code	Thickness
A	0.61 (0.024)

mm (in.)	
0508	
Code	Thickness
S	0.56 (0.022)
V	0.76 (0.030)
A	1.02 (0.040)

mm (in.)	
0612	
Code	Thickness
S	0.56 (0.022)
V	0.76 (0.030)
W	1.02 (0.040)
A	1.27 (0.050)

### PAD LAYOUT DIMENSIONS mm (in)

	A	B	C
<b>0612</b>	0.76 (0.030)	3.05 (0.120)	.635 (0.025)
<b>0508</b>	0.51 (0.020)	2.03 (0.080)	0.51 (0.020)
<b>0306</b>	0.31 (0.012)	1.52 (0.060)	0.51 (0.020)



# Packaging of Chip Components




## Automatic Insertion Packaging

### TAPE & REEL QUANTITIES

All tape and reel specifications are in compliance with RS481.

	8mm	12mm	
Paper or Embossed Carrier	0612, 0508, 0805, 1206, 1210		
Embossed Only		1808	1812, 1825 2220, 2225
Paper Only	0201, 0306, 0402, 0603		
Qty. per Reel/7" Reel	2,000, 3,000 or 4,000, 10,000, 15,000 Contact factory for exact quantity	3,000	500, 1,000 Contact factory for exact quantity
Qty. per Reel/13" Reel	5,000, 10,000, 50,000 Contact factory for exact quantity	10,000	4,000

### REEL DIMENSIONS



Tape Size <sup>(1)</sup>	A Max.	B* Min.	C	D* Min.	N Min.	W <sub>1</sub>	W <sub>2</sub> Max.	W <sub>3</sub>
8mm	330 (12.992)	1.5 (0.059)	13.0 <sup>+0.50</sup> <sub>-0.20</sub> (0.512 <sup>+0.020</sup> <sub>-0.008</sub> )	20.2 (0.795)	50.0 (1.969)	8.40 <sup>+0.6</sup> <sub>-0.0</sub> (0.331 <sup>+0.059</sup> <sub>-0.0</sub> )	14.4 (0.567)	7.90 Min. (0.311) 10.9 Max. (0.429)
12mm						12.4 <sup>+2.0</sup> <sub>-0.0</sub> (0.488 <sup>+0.079</sup> <sub>-0.0</sub> )	18.4 (0.724)	11.9 Min. (0.469) 15.4 Max. (0.607)

Metric dimensions will govern.



English measurements rounded and for reference only.

(1) For tape sizes 16mm and 24mm (used with chip size 3640) consult EIA RS-481 latest revision.

# Embossed Carrier Configuration



## 8 & 12mm Tape Only



## 8 & 12mm Embossed Tape Metric Dimensions Will Govern

### CONSTANT DIMENSIONS

Tape Size	D <sub>0</sub>	E	P <sub>0</sub>	P <sub>2</sub>	S <sub>1</sub> Min.	T Max.	T <sub>1</sub>
8mm and 12mm	1.50 <sup>+0.10</sup> / <sub>0.0</sub> (0.059 <sup>+0.004</sup> / <sub>0.0</sub> )	1.75 ± 0.10 (0.069 ± 0.004)	4.0 ± 0.10 (0.157 ± 0.004)	2.0 ± 0.05 (0.079 ± 0.002)	0.60 (0.024)	0.60 (0.024)	0.10 (0.004) Max.

### VARIABLE DIMENSIONS

Tape Size	B <sub>1</sub> Max.	D <sub>1</sub> Min.	E <sub>2</sub> Min.	F	P <sub>1</sub> See Note 5	R Min. See Note 2	T <sub>2</sub>	W Max.	A <sub>0</sub> B <sub>0</sub> K <sub>0</sub>
8mm	4.35 (0.171)	1.00 (0.039)	6.25 (0.246)	3.50 ± 0.05 (0.138 ± 0.002)	4.00 ± 0.10 (0.157 ± 0.004)	25.0 (0.984)	2.50 Max. (0.098)	8.30 (0.327)	See Note 1
12mm	8.20 (0.323)	1.50 (0.059)	10.25 (0.404)	5.50 ± 0.05 (0.217 ± 0.002)	4.00 ± 0.10 (0.157 ± 0.004)	30.0 (1.181)	6.50 Max. (0.256)	12.3 (0.484)	See Note 1
8mm 1/2 Pitch	4.35 (0.171)	1.00 (0.039)	6.25 (0.246)	3.50 ± 0.05 (0.138 ± 0.002)	2.00 ± 0.10 (0.079 ± 0.004)	25.0 (0.984)	2.50 Max. (0.098)	8.30 (0.327)	See Note 1
12mm Double Pitch	8.20 (0.323)	1.50 (0.059)	10.25 (0.404)	5.50 ± 0.05 (0.217 ± 0.002)	8.00 ± 0.10 (0.315 ± 0.004)	30.0 (1.181)	6.50 Max. (0.256)	12.3 (0.484)	See Note 1

#### NOTES:

1. The cavity defined by A<sub>0</sub>, B<sub>0</sub>, and K<sub>0</sub> shall be configured to provide the following:

Surround the component with sufficient clearance such that:




- the component does not protrude beyond the sealing plane of the cover tape.
- the component can be removed from the cavity in a vertical direction without mechanical restriction, after the cover tape has been removed.
- rotation of the component is limited to 20° maximum (see Sketches D & E).
- lateral movement of the component is restricted to 0.5mm maximum (see Sketch F).

2. Tape with or without components shall pass around radius "R" without damage.

3. Bar code labeling (if required) shall be on the side of the reel opposite the round sprocket holes. Refer to EIA-556.

4. B<sub>1</sub> dimension is a reference dimension for tape feeder clearance only.


5. If P<sub>1</sub> = 2.0mm, the tape may not properly index in all tape feeders.



# Paper Carrier Configuration



## 8 & 12mm Tape Only



## 8 & 12mm Paper Tape Metric Dimensions Will Govern

### CONSTANT DIMENSIONS

Tape Size	D <sub>0</sub>	E	P <sub>0</sub>	P <sub>2</sub>	T <sub>1</sub>	G. Min.	R Min.
8mm and 12mm	1.50 <sup>+0.10</sup> <sub>-0.0</sub> (0.059 <sup>+0.004</sup> <sub>-0.004</sub> )	1.75 ± 0.10 (0.069 ± 0.004)	4.00 ± 0.10 (0.157 ± 0.004)	2.00 ± 0.05 (0.079 ± 0.002)	0.10 (0.004) Max.	0.75 (0.030) Min.	25.0 (0.984) See Note 2 Min.

### VARIABLE DIMENSIONS

Tape Size	P <sub>1</sub> See Note 4	E <sub>2</sub> Min.	F	W	A <sub>0</sub> B <sub>0</sub>	T
8mm	4.00 ± 0.10 (0.157 ± 0.004)	6.25 (0.246)	3.50 ± 0.05 (0.138 ± 0.002)	8.00 <sup>+0.30</sup> <sub>-0.10</sub> (0.315 <sup>+0.012</sup> <sub>-0.004</sub> )	See Note 1	1.10mm (0.043) Max. for Paper Base Tape and  1.60mm (0.063) Max. for Non-Paper Base Compositions
12mm	4.00 ± 0.010 (0.157 ± 0.004)	10.25 (0.404)	5.50 ± 0.05 (0.217 ± 0.002)	12.0 ± 0.30 (0.472 ± 0.012)		
8mm 1/2 Pitch	2.00 ± 0.05 (0.079 ± 0.002)	6.25 (0.246)	3.50 ± 0.05 (0.138 ± 0.002)	8.00 <sup>+0.30</sup> <sub>-0.10</sub> (0.315 <sup>+0.012</sup> <sub>-0.004</sub> )		
12mm Double Pitch	8.00 ± 0.10 (0.315 ± 0.004)	10.25 (0.404)	5.50 ± 0.05 (0.217 ± 0.002)	12.0 ± 0.30 (0.472 ± 0.012)		

#### NOTES:




1. The cavity defined by A<sub>0</sub>, B<sub>0</sub>, and T shall be configured to provide sufficient clearance surrounding the component so that:

- the component does not protrude beyond either surface of the carrier tape;
- the component can be removed from the cavity in a vertical direction without mechanical restriction after the top cover tape has been removed;
- rotation of the component is limited to 20° maximum (see Sketches A & B);
- lateral movement of the component is restricted to 0.5mm maximum (see Sketch C).

2. Tape with or without components shall pass around radius "R" without damage.

3. Bar code labeling (if required) shall be on the side of the reel opposite the sprocket holes. Refer to EIA-556.

4. If P<sub>1</sub> = 2.0mm, the tape may not properly index in all tape feeders.




## Bar Code Labeling Standard

AVX bar code labeling is available and follows latest version of EIA-556


## BENEFITS

- Easier handling
- Smaller packaging volume  
(1/20 of T/R packaging)
- Easier inventory control
- Flexibility
- Recyclable

## CASE DIMENSIONS



## BULK FEEDER



## CASE QUANTITIES

Part Size	0402	0603	0805	1206
Qty. (pcs / cassette)	80,000	15,000	10,000 (T=.023") 8,000 (T=.031") 6,000 (T=.043")	5,000 (T=.023") 4,000 (T=.032") 3,000 (T=.044")

## I. Capacitance (farads)

English:  $C = \frac{.224 \text{ K A}}{T_D}$

Metric:  $C = \frac{.0884 \text{ K A}}{T_D}$

## II. Energy stored in capacitors (Joules, watt - sec)

$E = \frac{1}{2} CV^2$

## III. Linear charge of a capacitor (Amperes)

$I = C \frac{dV}{dt}$

## IV. Total Impedance of a capacitor (ohms)

$Z = \sqrt{R_s^2 + (X_C - X_L)^2}$

## V. Capacitive Reactance (ohms)

$X_C = \frac{1}{2 \pi fC}$

## VI. Inductive Reactance (ohms)

$X_L = 2 \pi fL$

## VII. Phase Angles:

Ideal Capacitors: Current leads voltage 90°

Ideal Inductors: Current lags voltage 90°

Ideal Resistors: Current in phase with voltage

## VIII. Dissipation Factor (%)

$D.F. = \tan \delta \text{ (loss angle)} = \frac{E.S.R.}{X_C} = (2 \pi fC) (E.S.R.)$

## IX. Power Factor (%)

P.F. = Sine  $\delta$  (loss angle) = Cos  $\phi$  (phase angle)

P.F. = (when less than 10%) = DF

## X. Quality Factor (dimensionless)

$Q = \text{Cotan } \delta \text{ (loss angle)} = \frac{1}{D.F.}$

## XI. Equivalent Series Resistance (ohms)

$E.S.R. = (D.F.) (X_C) = (D.F.) / (2 \pi fC)$

## XII. Power Loss (watts)

Power Loss =  $(2 \pi fCV^2) (D.F.)$

## XIII. KVA (Kilowatts)

$KVA = 2 \pi fCV^2 \times 10^{-3}$

## XIV. Temperature Characteristic (ppm/°C)

$T.C. = \frac{C_t - C_{25}}{C_{25} (T_t - 25)} \times 10^6$

## XV. Cap Drift (%)

$C.D. = \frac{C_1 - C_2}{C_1} \times 100$

## XVI. Reliability of Ceramic Capacitors

$\frac{L_t}{L_o} = \left( \frac{V_t}{V_o} \right)^X \left( \frac{T_t}{T_o} \right)^Y$

## XVII. Capacitors in Series (current the same)

Any Number:  $\frac{1}{C_T} = \frac{1}{C_1} + \frac{1}{C_2} \dots \frac{1}{C_N}$

Two:  $C_T = \frac{C_1 C_2}{C_1 + C_2}$

## XVIII. Capacitors in Parallel (voltage the same)

$C_T = C_1 + C_2 \dots + C_N$

## XIX. Aging Rate

A.R. = % $\Delta$  C/decade of time

## XX. Decibels

$db = 20 \log \frac{V_1}{V_2}$


## METRIC PREFIXES

## SYMBOLS

Pico	$\times 10^{-12}$	K	= Dielectric Constant	f	= frequency	$L_t$	= Test life
Nano	$\times 10^{-9}$	A	= Area	L	= Inductance	$V_t$	= Test voltage
Micro	$\times 10^{-6}$	$T_D$	= Dielectric thickness	$\delta$	= Loss angle	$V_o$	= Operating voltage
Milli	$\times 10^{-3}$	V	= Voltage	$\phi$	= Phase angle	$T_t$	= Test temperature
Deci	$\times 10^{-1}$	t	= time	X & Y	= exponent effect of voltage and temp.	$T_o$	= Operating temperature
Deca	$\times 10^{+1}$	$R_s$	= Series Resistance	$L_o$	= Operating life		
Kilo	$\times 10^{+3}$						
Mega	$\times 10^{+6}$						
Giga	$\times 10^{+9}$						
Tera	$\times 10^{+12}$						

**Basic Construction** – A multilayer ceramic (MLC) capacitor is a monolithic block of ceramic containing two sets of offset, interleaved planar electrodes that extend to two opposite surfaces of the ceramic dielectric. This simple

structure requires a considerable amount of sophistication, both in material and manufacture, to produce it in the quality and quantities needed in today's electronic equipment.



**Formulations** – Multilayer ceramic capacitors are available in both Class 1 and Class 2 formulations. Temperature compensating formulations are Class 1 and temperature stable and general application formulations are classified as Class 2.

**Class 1** – Class 1 capacitors or temperature compensating capacitors are usually made from mixtures of titanates where barium titanate is normally not a major part of the mix. They have predictable temperature coefficients and in general, do not have an aging characteristic. Thus they are the most stable capacitor available. The most popular Class 1 multilayer ceramic capacitors are C0G (NP0) temperature compensating capacitors (negative-positive 0 ppm/°C).

**Class 2** – EIA Class 2 capacitors typically are based on the chemistry of barium titanate and provide a wide range of capacitance values and temperature stability. The most commonly used Class 2 dielectrics are X7R and Y5V. The X7R provides intermediate capacitance values which vary only  $\pm 15\%$  over the temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . It finds applications where stability over a wide temperature range is required.

The Y5V provides the highest capacitance values and is used in applications where limited temperature changes are expected. The capacitance value for Y5V can vary from 22% to -82% over the  $-30^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  temperature range.

All Class 2 capacitors vary in capacitance value under the influence of temperature, operating voltage (both AC and DC), and frequency. For additional information on performance changes with operating conditions, consult AVX's software, SpiCap.

**Table 1: EIA and MIL Temperature Stable and General Application Codes**

<b>EIA CODE</b>	
<b>Percent Capacity Change Over Temperature Range</b>	
<b>RS198</b>	<b>Temperature Range</b>
X7	-55°C to +125°C
X6	-55°C to +105°C
X5	-55°C to +85°C
Y5	-30°C to +85°C
Z5	+10°C to +85°C
<b>Code</b>	<b>Percent Capacity Change</b>
D	±3.3%
E	±4.7%
F	±7.5%
P	±10%
R	±15%
S	±22%
T	+22%, -33%
U	+22%, -56%
V	+22%, -82%

EXAMPLE – A capacitor is desired with the capacitance value at 25°C to increase no more than 7.5% or decrease no more than 7.5% from -30°C to +85°C. EIA Code will be Y5F.

<b>MIL CODE</b>		
<b>Symbol</b>	<b>Temperature Range</b>	
A	-55°C to +85°C	
B	-55°C to +125°C	
C	-55°C to +150°C	
<b>Symbol</b>	<b>Cap. Change Zero Volts</b>	<b>Cap. Change Rated Volts</b>
R	+15%, -15%	+15%, -40%
S	+22%, -22%	+22%, -56%
W	+22%, -56%	+22%, -66%
X	+15%, -15%	+15%, -25%
Y	+30%, -70%	+30%, -80%
Z	+20%, -20%	+20%, -30%

Temperature characteristic is specified by combining range and change symbols, for example BR or AW. Specification slash sheets indicate the characteristic applicable to a given style of capacitor.

In specifying capacitance change with temperature for Class 2 materials, EIA expresses the capacitance change over an operating temperature range by a 3 symbol code. The first symbol represents the cold temperature end of the temperature range, the second represents the upper limit of the operating temperature range and the third symbol represents the capacitance change allowed over the operating temperature range. Table 1 provides a detailed explanation of the EIA system.

**Effects of Voltage** – Variations in voltage have little effect on Class 1 dielectric but does affect the capacitance and dissipation factor of Class 2 dielectrics. The application of DC voltage reduces both the capacitance and dissipation factor while the application of an AC voltage within a reasonable range tends to increase both capacitance and dissipation factor readings. If a high enough AC voltage is applied, eventually it will reduce capacitance just as a DC voltage will. Figure 2 shows the effects of AC voltage.

**Cap. Change vs. A.C. Volts**  
**X7R**




Figure 2

Capacitor specifications specify the AC voltage at which to measure (normally 0.5 or 1 VAC) and application of the wrong voltage can cause spurious readings. Figure 3 gives the voltage coefficient of dissipation factor for various AC voltages at 1 kilohertz. Applications of different frequencies will affect the percentage changes versus voltages.

**D.F. vs. A.C. Measurement Volts**  
**X7R**




Figure 3

Typical effect of the application of DC voltage is shown in Figure 4. The voltage coefficient is more pronounced for higher K dielectrics. These figures are shown for room temperature conditions. The combination characteristic known as voltage temperature limits which shows the effects of rated voltage over the operating temperature range is shown in Figure 5 for the military BX characteristic.

**Typical Cap. Change vs. D.C. Volts  
X7R**




Figure 4

**Typical Cap. Change vs. Temperature  
X7R**





Figure 5

**Effects of Time** – Class 2 ceramic capacitors change capacitance and dissipation factor with time as well as temperature, voltage and frequency. This change with time is known as aging. Aging is caused by a gradual re-alignment of the crystalline structure of the ceramic and produces an exponential loss in capacitance and decrease in dissipation factor versus time. A typical curve of aging rate for semi-stable ceramics is shown in Figure 6.

If a Class 2 ceramic capacitor that has been sitting on the shelf for a period of time, is heated above its curie point, (125°C for 4 hours or 150°C for ½ hour will suffice) the part will de-age and return to its initial capacitance and dissipation factor readings. Because the capacitance changes rapidly, immediately after de-aging, the basic capacitance measurements are normally referred to a time period sometime after the de-aging process. Various manufacturers use different time bases but the most popular one is one day or twenty-four hours after “last heat.” Change in the aging curve can be caused by the application of voltage and other stresses. The possible changes in capacitance due to de-aging by heating the unit explain why capacitance changes are allowed after test, such as temperature cycling, moisture resistance, etc., in MIL specs. The application of high voltages such as dielectric withstanding voltages also

tends to de-age capacitors and is why re-reading of capacitance after 12 or 24 hours is allowed in military specifications after dielectric strength tests have been performed.

**Typical Curve of Aging Rate  
X7R**



Characteristic	Max. Aging Rate %/Decade
C0G (NP0)	None
X7R, X5R	2
Y5V	7

Figure 6

**Effects of Frequency** – Frequency affects capacitance and impedance characteristics of capacitors. This effect is much more pronounced in high dielectric constant ceramic formulation than in low K formulations. AVX’s SpiCap software generates impedance, ESR, series inductance, series resonant frequency and capacitance all as functions of frequency, temperature and DC bias for standard chip sizes and styles. It is available free from AVX and can be downloaded for free from AVX website: [www.avx.com](http://www.avx.com).



**Effects of Mechanical Stress** – High “K” dielectric ceramic capacitors exhibit some low level piezoelectric reactions under mechanical stress. As a general statement, the piezoelectric output is higher, the higher the dielectric constant of the ceramic. It is desirable to investigate this effect before using high “K” dielectrics as coupling capacitors in extremely low level applications.

**Reliability** – Historically ceramic capacitors have been one of the most reliable types of capacitors in use today. The approximate formula for the reliability of a ceramic capacitor is:

$$\frac{L_o}{L_t} = \left(\frac{V_t}{V_o}\right)^X \left(\frac{T_t}{T_o}\right)^Y$$

where

$L_o$  = operating life                       $T_t$  = test temperature and  
 $L_t$  = test life                               $T_o$  = operating temperature  
 $V_t$  = test voltage                              in °C  
 $V_o$  = operating voltage                      X, Y = see text

Historically for ceramic capacitors exponent X has been considered as 3. The exponent Y for temperature effects typically tends to run about 8.

A capacitor is a component which is capable of storing electrical energy. It consists of two conductive plates (electrodes) separated by insulating material which is called the dielectric. A typical formula for determining capacitance is:

$$C = \frac{.224 KA}{t}$$

$C$  = capacitance (picofarads)  
 $K$  = dielectric constant (Vacuum = 1)  
 $A$  = area in square inches  
 $t$  = separation between the plates in inches  
 (thickness of dielectric)  
 $.224$  = conversion constant  
 (.0884 for metric system in cm)

**Capacitance** – The standard unit of capacitance is the farad. A capacitor has a capacitance of 1 farad when 1 coulomb charges it to 1 volt. One farad is a very large unit and most capacitors have values in the micro ( $10^{-6}$ ), nano ( $10^{-9}$ ) or pico ( $10^{-12}$ ) farad level.

**Dielectric Constant** – In the formula for capacitance given above the dielectric constant of a vacuum is arbitrarily chosen as the number 1. Dielectric constants of other materials are then compared to the dielectric constant of a vacuum.

**Dielectric Thickness** – Capacitance is indirectly proportional to the separation between electrodes. Lower voltage requirements mean thinner dielectrics and greater capacitance per volume.

**Area** – Capacitance is directly proportional to the area of the electrodes. Since the other variables in the equation are usually set by the performance desired, area is the easiest parameter to modify to obtain a specific capacitance within a material group.

**Energy Stored** – The energy which can be stored in a capacitor is given by the formula:

$$E = \frac{1}{2}CV^2$$

$E$  = energy in joules (watts-sec)  
 $V$  = applied voltage  
 $C$  = capacitance in farads

**Potential Change** – A capacitor is a reactive component which reacts against a change in potential across it. This is shown by the equation for the linear charge of a capacitor:

$$I_{ideal} = C \frac{dV}{dt}$$


where

$I$  = Current  
 $C$  = Capacitance  
 $dV/dt$  = Slope of voltage transition across capacitor

Thus an infinite current would be required to instantly change the potential across a capacitor. The amount of current a capacitor can “sink” is determined by the above equation.

**Equivalent Circuit** – A capacitor, as a practical device, exhibits not only capacitance but also resistance and inductance. A simplified schematic for the equivalent circuit is:

$C$  = Capacitance                               $L$  = Inductance  
 $R_s$  = Series Resistance                       $R_p$  = Parallel Resistance



**Reactance** – Since the insulation resistance ( $R_p$ ) is normally very high, the total impedance of a capacitor is:


$$Z = \sqrt{R_s^2 + (X_c - X_L)^2}$$

where

$Z$  = Total Impedance  
 $R_s$  = Series Resistance  
 $X_c$  = Capacitive Reactance =  $\frac{1}{2\pi fC}$   
 $X_L$  = Inductive Reactance =  $2\pi fL$

The variation of a capacitor’s impedance with frequency determines its effectiveness in many applications.

**Phase Angle** – Power Factor and Dissipation Factor are often confused since they are both measures of the loss in a capacitor under AC application and are often almost identical in value. In a “perfect” capacitor the current in the capacitor will lead the voltage by 90°.




In practice the current leads the voltage by some other phase angle due to the series resistance  $R_s$ . The complement of this angle is called the loss angle and:

$$\text{Power Factor (P.F.)} = \cos \phi \text{ or } \sin \delta$$

$$\text{Dissipation Factor (D.F.)} = \tan \delta$$

for small values of  $\delta$  the tan and sine are essentially equal which has led to the common interchangeability of the two terms in the industry.

**Equivalent Series Resistance** – The term E.S.R. or Equivalent Series Resistance combines all losses both series and parallel in a capacitor at a given frequency so that the equivalent circuit is reduced to a simple R-C series connection.



**Dissipation Factor** – The DF/PF of a capacitor tells what percent of the apparent power input will turn to heat in the capacitor.

$$\text{Dissipation Factor} = \frac{\text{E.S.R.}}{X_c} = (2 \pi fC) (\text{E.S.R.})$$

The watts loss are:

$$\text{Watts loss} = (2 \pi fCV^2) (\text{D.F.})$$

Very low values of dissipation factor are expressed as their reciprocal for convenience. These are called the “Q” or Quality factor of capacitors.

**Parasitic Inductance** – The parasitic inductance of capacitors is becoming more and more important in the decoupling of today’s high speed digital systems. The relationship between the inductance and the ripple voltage induced on the DC voltage line can be seen from the simple inductance equation:

$$V = L \frac{di}{dt}$$

The  $\frac{di}{dt}$  seen in current microprocessors can be as high as 0.3 A/ns, and up to 10A/ns. At 0.3 A/ns, 100pH of parasitic inductance can cause a voltage spike of 30mV. While this does not sound very drastic, with the  $V_{cc}$  for microprocessors decreasing at the current rate, this can be a fairly large percentage.

Another important, often overlooked, reason for knowing the parasitic inductance is the calculation of the resonant frequency. This can be important for high frequency, bypass capacitors, as the resonant point will give the most signal attenuation. The resonant frequency is calculated from the simple equation:

$$f_{res} = \frac{1}{2\pi\sqrt{LC}}$$

**Insulation Resistance** – Insulation Resistance is the resistance measured across the terminals of a capacitor and consists principally of the parallel resistance  $R_P$  shown in the equivalent circuit. As capacitance values and hence the area of dielectric increases, the I.R. decreases and hence the product ( $C \times IR$  or  $RC$ ) is often specified in ohm farads or more commonly megohm-microfarads. Leakage current is determined by dividing the rated voltage by IR (Ohm’s Law).

**Dielectric Strength** – Dielectric Strength is an expression of the ability of a material to withstand an electrical stress. Although dielectric strength is ordinarily expressed in volts, it is actually dependent on the thickness of the dielectric and thus is also more generically a function of volts/mil.

**Dielectric Absorption** – A capacitor does not discharge instantaneously upon application of a short circuit, but drains gradually after the capacitance proper has been discharged. It is common practice to measure the dielectric absorption by determining the “reappearing voltage” which appears across a capacitor at some point in time after it has been fully discharged under short circuit conditions.

**Corona** – Corona is the ionization of air or other vapors which causes them to conduct current. It is especially prevalent in high voltage units but can occur with low voltages as well where high voltage gradients occur. The energy discharged degrades the performance of the capacitor and can in time cause catastrophic failures.

### REFLOW SOLDERING

Case Size	D1	D2	D3	D4	D5
<b>0402</b>	1.70 (0.07)	0.60 (0.02)	0.50 (0.02)	0.60 (0.02)	0.50 (0.02)
<b>0603</b>	2.30 (0.09)	0.80 (0.03)	0.70 (0.03)	0.80 (0.03)	0.75 (0.03)
<b>0805</b>	3.00 (0.12)	1.00 (0.04)	1.00 (0.04)	1.00 (0.04)	1.25 (0.05)
<b>1206</b>	4.00 (0.16)	1.00 (0.04)	2.00 (0.09)	1.00 (0.04)	1.60 (0.06)
<b>1210</b>	4.00 (0.16)	1.00 (0.04)	2.00 (0.09)	1.00 (0.04)	2.50 (0.10)
<b>1808</b>	5.60 (0.22)	1.00 (0.04)	3.60 (0.14)	1.00 (0.04)	2.00 (0.08)
<b>1812</b>	5.60 (0.22)	1.00 (0.04)	3.60 (0.14)	1.00 (0.04)	3.00 (0.12)
<b>1825</b>	5.60 (0.22)	1.00 (0.04)	3.60 (0.14)	1.00 (0.04)	6.35 (0.25)
<b>2220</b>	6.60 (0.26)	1.00 (0.04)	4.60 (0.18)	1.00 (0.04)	5.00 (0.20)
<b>2225</b>	6.60 (0.26)	1.00 (0.04)	4.60 (0.18)	1.00 (0.04)	6.35 (0.25)

Dimensions in millimeters (inches)

#### Component Pad Design

Component pads should be designed to achieve good solder fillets and minimize component movement during reflow soldering. Pad designs are given below for the most common sizes of multilayer ceramic capacitors for both wave and reflow soldering. The basis of these designs is:

- Pad width equal to component width. It is permissible to decrease this to as low as 85% of component width but it is not advisable to go below this.
- Pad overlap 0.5mm beneath component.
- Pad extension 0.5mm beyond components for reflow and 1.0mm for wave soldering.


### WAVE SOLDERING

Case Size	D1	D2	D3	D4	D5
<b>0603</b>	3.10 (0.12)	1.20 (0.05)	0.70 (0.03)	1.20 (0.05)	0.75 (0.03)
<b>0805</b>	4.00 (0.15)	1.50 (0.06)	1.00 (0.04)	1.50 (0.06)	1.25 (0.05)
<b>1206</b>	5.00 (0.19)	1.50 (0.06)	2.00 (0.09)	1.50 (0.06)	1.60 (0.06)

Dimensions in millimeters (inches)

#### Component Spacing

For wave soldering components, must be spaced sufficiently far apart to avoid bridging or shadowing (inability of solder to penetrate properly into small spaces). This is less important for reflow soldering but sufficient space must be allowed to enable rework should it be required.



#### Preheat & Soldering

The rate of preheat should not exceed 4°C/second to prevent thermal shock. A better maximum figure is about 2°C/second.

For capacitors size 1206 and below, with a maximum thickness of 1.25mm, it is generally permissible to allow a temperature differential from preheat to soldering of 150°C. In all other cases this differential should not exceed 100°C.

For further specific application or process advice, please consult AVX.

#### Cleaning

Care should be taken to ensure that the capacitors are thoroughly cleaned of flux residues especially the space beneath the capacitor. Such residues may otherwise become conductive and effectively offer a low resistance bypass to the capacitor.

Ultrasonic cleaning is permissible, the recommended conditions being 8 Watts/litre at 20-45 kHz, with a process cycle of 2 minutes vapor rinse, 2 minutes immersion in the ultrasonic solvent bath and finally 2 minutes vapor rinse.

# Surface Mounting Guide



## MLC Chip Capacitors

### APPLICATION NOTES

#### Storage

Good solderability is maintained for at least twelve months, provided the components are stored in their “as received” packaging at less than 40°C and 70% RH.

#### Solderability

Terminations to be well soldered after immersion in a 60/40 tin/lead solder bath at  $235 \pm 5^\circ\text{C}$  for  $2 \pm 1$  seconds.


#### Leaching

Terminations will resist leaching for at least the immersion times and conditions shown below.

Termination Type	Solder Tin/Lead/Silver	Solder Temp. °C	Immersion Time Seconds
Nickel Barrier	60/40/0	$260 \pm 5$	$30 \pm 1$


### Recommended Soldering Profiles

#### Reflow




(Minimize soldering time)

#### Lead-Free Reflow Profile



- Pre-heating:  $150^\circ\text{C} \pm 15^\circ\text{C}$  / 60-90s
- Max. Peak Gradient  $2.5^\circ\text{C/s}$
- Peak Temperature:  $245^\circ\text{C} \pm 5^\circ\text{C}$
- Time at  $>230^\circ\text{C}$ : 40s Max.

#### Wave



(Preheat chips before soldering)  
T/maximum  $150^\circ\text{C}$

#### Lead-Free Wave Soldering

The recommended peak temperature for lead-free wave soldering is  $250^\circ\text{C}$ - $260^\circ\text{C}$  for 3-5 seconds. The other parameters of the profile remains the same as above.

The following should be noted by customers changing from lead based systems to the new lead free pastes.

- The visual standards used for evaluation of solder joints will need to be modified as lead free joints are not as bright as with tin-lead pastes and the fillet may not be as large.
- Resin color may darken slightly due to the increase in temperature required for the new pastes.
- Lead-free solder pastes do not allow the same self alignment as lead containing systems. Standard mounting pads are acceptable, but machine set up may need to be modified.

#### General

Surface mounting chip multilayer ceramic capacitors are designed for soldering to printed circuit boards or other substrates. The construction of the components is such that they will withstand the time/temperature profiles used in both wave and reflow soldering methods.

#### Handling

Chip multilayer ceramic capacitors should be handled with care to avoid damage or contamination from perspiration and skin oils. The use of tweezers or vacuum pick ups is strongly recommended for individual components. Bulk handling should ensure that abrasion and mechanical shock are minimized. Taped and reeled components provides the ideal medium for direct presentation to the placement machine. Any mechanical shock should be minimized during handling chip multilayer ceramic capacitors.

#### Preheat

It is important to avoid the possibility of thermal shock during soldering and carefully controlled preheat is therefore required. The rate of preheat should not exceed  $4^\circ\text{C/second}$

## MLC Chip Capacitors

and a target figure 2°C/second is recommended. Although an 80°C to 120°C temperature differential is preferred, recent developments allow a temperature differential between the component surface and the soldering temperature of 150°C (Maximum) for capacitors of 1210 size and below with a maximum thickness of 1.25mm. The user is cautioned that the risk of thermal shock increases as chip size or temperature differential increases.

### Soldering

Mildly activated rosin fluxes are preferred. The minimum amount of solder to give a good joint should be used. Excessive solder can lead to damage from the stresses caused by the difference in coefficients of expansion between solder, chip and substrate. AVX terminations are suitable for all wave and reflow soldering systems. If hand soldering cannot be avoided, the preferred technique is the utilization of hot air soldering tools.

### Cooling

Natural cooling in air is preferred, as this minimizes stresses within the soldered joint. When forced air cooling is used, cooling rate should not exceed 4°C/second. Quenching is not recommended but if used, maximum temperature differentials should be observed according to the preheat conditions above.

### Cleaning

Flux residues may be hygroscopic or acidic and must be removed. AVX MLC capacitors are acceptable for use with all of the solvents described in the specifications MIL-STD-202 and EIA-RS-198. Alcohol based solvents are acceptable and properly controlled water cleaning systems are also acceptable. Many other solvents have been proven successful, and most solvents that are acceptable to other components on circuit assemblies are equally acceptable for use with ceramic capacitors.

## POST SOLDER HANDLING

Once SMP components are soldered to the board, any bending or flexure of the PCB applies stresses to the soldered joints of the components. For leaded devices, the stresses are absorbed by the compliancy of the metal leads and generally don't result in problems unless the stress is large enough to fracture the soldered connection.


Ceramic capacitors are more susceptible to such stress because they don't have compliant leads and are brittle in nature. The most frequent failure mode is low DC resistance or short circuit. The second failure mode is significant loss of capacitance due to severing of contact between sets of the internal electrodes.

Cracks caused by mechanical flexure are very easily identified and generally take one of the following two general forms:



Type A:

Angled crack between bottom of device to top of solder joint.



Type B:

Fracture from top of device to bottom of device.

Mechanical cracks are often hidden underneath the termination and are difficult to see externally. However, if one end termination falls off during the removal process from PCB, this is one indication that the cause of failure was excessive mechanical stress due to board warping.

# Surface Mounting Guide



## MLC Chip Capacitors

### COMMON CAUSES OF MECHANICAL CRACKING

The most common source for mechanical stress is board depanelization equipment, such as manual breakapart, v-cutters and shear presses. Improperly aligned or dull cutters may cause torqueing of the PCB resulting in flex stresses being transmitted to components near the board edge. Another common source of flexural stress is contact during parametric testing when test points are probed. If the PCB is allowed to flex during the test cycle, nearby ceramic capacitors may be broken.


A third common source is board to board connections at vertical connectors where cables or other PCBs are connected to the PCB. If the board is not supported during the plug/unplug cycle, it may flex and cause damage to nearby components.

Special care should also be taken when handling large (>6" on a side) PCBs since they more easily flex or warp than smaller boards.


### REWORKING OF MLCs

Thermal shock is common in MLCs that are manually attached or reworked with a soldering iron. AVX strongly recommends that any reworking of MLCs be done with hot air reflow rather than soldering irons. It is practically impossible to cause any thermal shock in ceramic capacitors when using hot air reflow.

However direct contact by the soldering iron tip often causes thermal cracks that may fail at a later date. If rework by soldering iron is absolutely necessary, it is recommended that the wattage of the iron be less than 30 watts and the tip temperature be <math><300^{\circ}\text{C}</math>. Rework should be performed by applying the solder iron tip to the pad and not directly contacting any part of the ceramic capacitor.




Preferred Method - No Direct Part Contact




Poor Method - Direct Contact with Part

### PCB BOARD DESIGN

To avoid many of the handling problems, AVX recommends that MLCs be located at least .2" away from nearest edge of board. However when this is not possible, AVX recommends that the panel be routed along the cut line, adjacent to where the MLC is located.



No Stress Relief for MLCs



Routed Cut Line Relieves Stress on MLC