

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

intel

8097JF/8397JF/8797JF COMMERCIAL/EXPRESS HMOS MICROCONTROLLER

8797JF: an 8097JF with 16 Kbytes of On-Chip EPROM 8397JF: an 8097JF with 16 Kbytes of On-Chip ROM

- 232 Byte Register File
- 256 Bytes XRAM for Code
- 10-Bit A/D Converter with S/H
- Five 8-Bit I/O Ports
- 20 Interrupt Sources
- Pulse-Width Modulated Output
- ROM/EPROM Lock
- Run-Time Programmable EPROM (OTP)
- Extended Temperature Available

- High Speed I/O Subsystem
- Full Duplex Serial Port
- Dedicated Baud Rate Generator
- 6.25 µs 16 x 16 Multiply
- 6.25 µs 32/16 Divide
- 16-Bit Watchdog Timer
- Four 16-Bit Software Timers
- Two 16-Bit Counter/Timers
- Extended Burn-In Available

The MCS 96 microcontroller family of 16-bit microcontrollers consists of many members, all of which are designed for high-speed control functions. The MCS-96 family members produced using Intel's HMOS-III process are described in this data sheet.

The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the 8097JF can do a 16-bit addition in 1.0 μ s and a 16 x 16-bit , multiply or 32/16 divide in 6.25 μ s. Instruction execution times average 1 to 2 μ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit software timers can be in operation at once.

The on-chip A/D converter includes a Sample and Hold, and converts up to 8 multiplexed analog input channels to 10-bit digital values. With a 12 MHz crystal, each conversion takes 22 μ s.


Also provided on-chip are a serial port, a Watchdog Timer and a pulse-width modulated output signal.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to \pm 70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of \pm 40°C to \pm 85°C. Unless otherwise noted, the specifications are the same for both options.


With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015.

See the Packaging information for extended temperature and extended burn-in designators.

intel









intel

PACKAGING

The 8097JF is available in 64-pin and 68-pin packages, with and without on-chip ROM or EPROM. The 8097JF numbering system is shown in Figure 3. Figures 5–6 show the pinouts for the 64- and 68-pin packages. The 64-pin version is offered in a Shrink-DIP package while the 68-pin versions come in a Plastic Leaded Chip Carrier (PLCC).

8X97JF PACKAGING

Factory Masked ROM		CPU		User Programmable OTP	
68-Pin	64-Pin	68-Pin	64-Pin	68-Pin	64-Pin
8397JF	8397JF	8097JF	8097JF	8797JF	8797JF

Figure 3. The 8097JF Family Nomenclature

Package Designators:

Prefix Designators:

N = PLCC U = Shrink DIP T = Extended Temperature L = Extended Temperature with 160 hrs Burn-in

Package Type	θ _{ja}	θ_{jc}
68L PLCC	37°C/W	13°C/W
64L Shrink DIP	56°C/W	

Figure 4. 8X97JF Thermal Characteristics

All thermal impedance data is approximate for static air conditions a 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.

4

ACH7/PMODE.3/P0.7 ACH6/PMODE.2/P0.6 ACH0/P0.0 ACH3/P0.3 ACH2/P0.2 ACH1/P0.1 **HTDIWSUB** ALE/ADV CLKOUT XTAL2 XTAL INST 20 Vss Ň I**∆** 12 П Г Π П П П r П П 9 2 68 67 66 65 64 63 62 61 8 6 5 4 3 1 ACH5/PMODE.1/P0.5 10 60 AD0/P3.0 ACH4/PMODE.0/P0.4 [11 59 AD1/P3.1 ANGND 12 5B AD2/P3.2 V_{REF} 🗖 13 AD3/P3.3 57 _____ AD4/P3.4 V_{PD} 14 8X97JF 56 EXTINT/PROG/P2.2 15 68-PIN AD5/P3.5 55 PLCC RESET 16 AD6/P3.6 54 RXD/PALE/P2.1 17 AD7/P3.7 53 TXD/PVER/SALE/P2.0 🗖 18 52 AD8/P4.0 P1.0 🗖 19 TOP VIEW 51 AD9/P4.1 P1.1 20 LOOKING DOWN ON AD10/P4.2 50 COMPONENT SIDE P1.2 21 AD11/P4.3 49 OF PC BOARD P1.3 🗖 22 AD12/P4.4 48 P1.4 🗖 23 _____AD13/P4.5 47 HSI.0/SID.0 24 46 AD14/P4.6 HSI.1/SID.1 🗖 25 _____ AD15/P4.7 45 HSI.2/HSO.4/SID.2 26 T2CLK/P2.3 44 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 HSO.2 ±50.3 HSI.3/HS0.5/SID.3 HSO.0/PACT н50.1 P1.6 P1.7 P2.6 P2.7 READY L Π П PWM/PD0/SPROG/P2.5 T2RST/P2.4 مم ۲ F1.5 \ss| WRH/BHE



270795-3



8X97JF

intel

T		1	
EA C			
ACH3/PO.3 🗖		^s □ v _{ss}	
ACH 1 / PO. 1	3 6:	2 XTAL 1	
ACH0/PO.0 🗖		XTAL2	
ACH2/P0.2		ALE/ADV	
ACH6/PO.6/PMODE.2		RD	
ACH7/P0.7/PMODE.3	7 5	AD0/P3.0	
ACH5/P0.5/PM00E.1	8 5	AD1/P3.1	
ACH4/P0.4/PMODE.0	9 5	5 AD2/P3.2	
ANGND	10 5	5 🗖 AD3/P3.3	
V _{REF} □	11 5-	AD4/P3.4	
V _{PD}	12 5	3 AD5/P3.5	
EXTINT/P2.2/PROG	13 5.	2 AD6/P3.6	
RESET	14 5	1 AD7/P3.7	
RXD/P2.1/PALE	15 5	AD8/P4.0	
TXD/P2.0/PVER/NALE	16 4	AD9/P4.1	
≥1.0 □	17 4	B AD10/P4.2	
01.1	18 4	7 A011/P4.3	
···1.2 🕻	19 4	6 AD12/P4.4	
ି 1.3 🗖	20 4	5 AD13/P4.5	
°1.4 🖸	21 4	AD14/P4.6	
HSI.0/50.0 🗖	22 4	3 AD15/P4.7	
HSI, 1/SID, 1	23 4	2 T2CLK/P2.3	
HS0.4/HSI.2/SID.2	24 4	1 READY	
HS0.5/HSI.3/SID.3 🗖	25 4	T2RST/P2.4	
HSO.0/PACT	26 3		
H 50. 1 🖸	27 3		
- 1.5 🗖	28 3	7 PWM/P2.5/PD0/SPROG	
21.6	29 3	5 P2.7	
31.7 C	30 3	5 V _{PP}	
2.6	31 3		
H50.2 🗖	32 3	3 HS0.3	
		1	270795-4
			E10100-4

Figure 6. Shrink-DIP Package



int_{el}.

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
V _{PD}	RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e., V_{CC} drops to zero), if RESET is activated before V_{CC} drops below spec and V_{PD} continues to be held within spec., the top 16 bytes in the Register File will retain their contents.
V _{REF}	Reference voltage for the A/D converter (5V). V_{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected to use A/D or Port 0.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $\ensuremath{V_{SS}}$
V _{PP}	Programming voltage for the EPROM devices. It should be $\pm 12.75V$ for programming and will float to 5V otherwise. It should not be above V _{CC} for ROM or CPU devices. This pin must be left floating in the application circuit for EPROM devices.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT*	Output of the internal clock generator. The frequency of CLKOUT is $1/_3$ the oscillator frequency. It has a 33% duty cycle.
RESET	Reset input to the chip. Input low for a minimum of 10 XTAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH*	Input for bus width selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. If this pin is left unconnected, it will rise to V_{CC} .
NMI*	A positive transition causes a vector to external memory location 0000H.
INST*	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle.
ĒĀ	Input for memory select (External Access). \overrightarrow{EA} equal to a TTL-high causes memory accesses to locations 2000H through 5FFF to be directed to on-chip ROM/EPROM. \overrightarrow{EA} equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. $\overrightarrow{EA} = +12.75V$ causes the device to enter the Programming Mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. \overline{WR} will go low for every external write, while \overline{WRL} will go low only for external writes where an even byte is being written. $\overline{WR}/\overline{WRL}$ is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.

*Not available on Shrink-DIP Package

intel.

.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition of CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. Six of its pins are shared with other functions in the 8096JF, the remaining 2 are quasi-bid/rectional. These pins are also used to input and output control signals on EPROM devices in Programming Mode.
Ports 3 and 4	8-bit bidirectional I/C ports with open drain outputs. These pins are shared with the multiplexed address/data bus, which has strong internal pull-ups. Ports 3 and 4 are also used as a command, address and data path by EPROM devices operating in the Programming Mode.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming Mode indicates that programming is in progress. A high signal indicates programming is complete.
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly.
SALE	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (output from master).
SPROG	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming data (output from master).
SID	Assigns a pin of Ports 3 and 4 to each slave to pass programming verification.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that Ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
PVAL	A high signal in Slave Programming Mode indicates the device programmed correctly.
PDO	A low signal in Slave Programming Mode indicates that the PROG pulse was applied for longer than allowed.

4

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias
Storage Temperature 60°C to + 150°C
Voltage from EA or Vpp to V _{SS} or ANGND0.3V to + 13.0V
Voltage from Any Other Pin to V _{SS} or ANGND
Average Output Current from Any Pin10 mA
Power Dissipation ⁽²⁾ 1.5W

NOTES:

1. This includes V_{PP} and \overline{EA} on ROM and CPU only devices.

2. Power dissipation is based on package heat transfer characteristics, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

(All characteristics specified in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature Under Bias Commercial Temp.	0	+ 70	°C
T _A	Ambient Temperature Under Bias Extended Temp.	40	+ 85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	v
VREF	Analog Supply Voltage	4.50	5.50	v
Fosc	Oscillator Frequency	6.0	12	MHz
V _{PD}	Power-Down Supply ∀oltage	4.50	5.50	v

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
lcc	V _{CC} Supply Current Commercial Temp.		300	mA	All Outputs
Icc	V _{CC} Supply Current Extended Temp.		330	mA	Disconnected
Icc	V_{CC} Supply Current (T _A \ge 70°C)		245	mA	
I _{PD}	V _{PD} Supply Current		1	mA	Normal operation and Power-Down
REF	VREF Supply Current Commercial Temp.		8	mA	
IREF	VREF Supply Current Extended Temp.		10	mA	
V _{IL}	Input Low Voltage	-0.3	+ 0.8	V	
V _{IL1}	Input Low Voltage, RESET Commercial Temp.	-0.3	+ 0.8	v	
V _{IL1}	Input Low Voltage, RESET Extended Temp.	-0.3	+ 0.7	V	

int_.

DC CHARACTERISTICS (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
VIH	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	$V_{\rm CC}$ + 0.5	٧	
V _{IH1}	Input High Voltage, RESET Rising	2.4	V _{CC} + 0.5	٧	
VIH2	Input High Voltage, RESET Failing (Hysteresis)	2.1	V _{CC} + 0.5	V	
V _{IH3}	Input High Voltage, NMI, XTAL1 Commercial Temp.	2.2	$V_{CC} + 0.5$	V	
VIH3	Input High Voltage, NMI, XTAL1 Extended Temp.	2.3	V _{CC} + 0.5	V	
ILI	Input Leakage Current to each pin of HSI, P3, P4, and to P2.1		± 10	μΑ	$V_{1N} = 0$ to V_{CC}
I _{LI1}	DC Input Leakage Current to each pin of P0		+ 3	μΑ	$V_{IN} = 0$ to V_{CC}
l _{IH}	Input High Current to EA		100	μA	$V_{IH} = 2.4V$
Ι _Ι	Input Low Current to each pin of P1, and to P2.6, P2.7 Commercia l Temp.		125	μΑ	$V_{IL} = 0.45V$
Ι _{ΙL}	Input Low Current to each pin of P1, and to P2.6, P2.7 Extended Temp.		150	μA	$V_{IL} = 0.45V$
l _{IL1}	Input Low Current to RESET	-0.25	- 2	mA	V _{IL} = 0.45V
IIL2	Input Low Current P2.2, P2.3, P2.4. READY, BUSWIDTH		50	μA	$V_{IL} = 0.45V$
VOL	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.45	۷	l _{OL} = 0.8 mA (Note 1)
V _{OL1}	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.7 5	v	l _{OL} = 2.0 mA (Notes 1, 2, 3)
V _{OL2}	Output Low Voltage on Standard Output pins, RESET and Bus/Control Pins		0.45	v	l _{OL} = 2.0 mA (Notes 1, 2, 3)
V _{OH}	Output High Voltage on Quasi-Bidirectional pins	2.4		v	l _{OH} = -20 μA (Note 1)
V _{OH1}	Output High Voltage on Standard Output pins and Bus/Control pins	2.4		۷	I _{OH} = −200 μA (Note 1)
ЮНЗ	Output High Current on RESET	- 50		μA	$V_{OH} = 2.4V$
Cs	Pin Capacitance (Any Pin to $V_{\xi S}$)		10	pF	$F_{\text{TEST}} = 1.0 \text{ MHz}$

NOTES:

1. Quasi-bidirectional pins include those on P1, for P2.6 and P2.7. Standard Output Pins include TXD, RXD (Mode 0 only), PWM and HSO pins. Bus/Control pins include CLKOUT, ALE, BHE, RD, WR, INST and AD0-15.

2. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V.

IOL on quasi-bidirectional pins and Ports 3 and 4 when used as ports; 4.0 mA

IOL on standard output pins and RESET: 3.0 mA

IOL on Bus/Control pins: 2.0 mA

3.During normal (non-transient) operation the ollowing limits apply:

Total I_{OL} on Port 1 must not exceed 8.0 n.A. Total I_{OL} on P2.0, P2.6, RESET and all HSO pins must not exceed 15 mA.

Total IOL on Port 3 must not exceed 10 mA.

Total IOL on P2.5, P2.7, and Port 4 must not exceed 20 mA.



AC CHARACTERISTICS

Test Conditions: Load Capacitance on Output Pins = 80 pF

Symbol	Parameter	Min	Max	Units
T _{CLYX} (3)	READY Hold after CLKOUT Edge	0(1)		ns
T _{LLYV}	End of ALE/ADV to READY Valid		2 T _{OSC} - 70	ns
TLLYH	End of ALE/ADV to READY High	2 T _{OSC} + 40	4 T _{OSC} - 80	ns
TYLYH	Non-Ready Time		1000	ns
T _{AVDV} (2)	Address Valid to Input Data Valid		5 T _{OSC} - 120 ⁽⁴⁾	ns
T _{RLDV}	RD Active to Input Data Valid		3 T _{OSC} - 100 ⁽⁴⁾	ns
TRHDX	Data Hold after RD Inactive	0		ns
T _{RHDZ}	RD Inactive to Input Data Float	0	T _{OSC} - 25	ns
TAVGV ^(2,3)	Address Valid to BUSWIDTH Valid		2 T _{OSC} - 125	ns
T _{LLGX} (3)	BUSWIDTH Hold after ALE/ADV Low	T _{OSC} + 40		ns
TLLGV ⁽³⁾	ALE/ADV Low to BUSWIDTH Valid		T _{OSC} - 100	ns
T _{RLPV}	Reset Low to Ports Valid		10 T _{OSC}	ns

TIMING REQUIREMENTS (The system must meet these specifications to work with the 8X97JF)

NOTES:

1. If the 64-pin device is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at 2 T_{OSC} + 55 (TLLCH(max) + TCHCL(max)) after the falling edge of ALE.
2. The term "Address Valid" applies to AD0-15, BHE and INST.
3. Pins not bonded out on 64-pin devices.

4. If wait states are used, add 3 T_{OSC} * N where N = number of wait states.

intel.

TIMING RESPONSES (8X97JF devices meet these specs.)

Symbol	Parameter	Min	Max	Units
FXTAL	Oscillator Frequency	6.0	12.0	MHz
TOSC	Oscillator Period	83	166	ns
TOHCH(3)	XTAL1 Rising Edge to Clockout Rising Edge	0	120	ns
T _{CHCH} (3)	CLKOUT Period	3 T _{OSC} ⁽²⁾	3 T _{OSC} (2)	ns
T _{CHCL} (3)	CLKOUT High Time	T _{OSC} - 35	$T_{OSC} + 10$	ns
T _{CLLH} (3)	CLKOUT Low to ALE High	- 30	+ 15	ns
T _{LLCH} (3)	ALE/ADV Low to CLKOUT High	T _{OSC} – 25	T _{OSC} + 45	ns
TLHLL	ALE/ADV High Time	T _{OSC} - 30	T _{OSC} + 35(4)	ns
T _{AVLL} (5)	Address Setup to End of ALE/ADV	T _{OSC} - 50		ns
T _{RLAZ} (6)	RD or WR Low to Address Float Commercial Temp.	Тур. = 0	10	ns
T _{RLAZ} (6)	RD or WR Low to Address Float Extended Temp.		25	ns
T _{LLRL}	End of ALE/ADV to RD or WR Active	T _{OSC} - 40		ns
T _{LLAX} (6)	Address Hold after End of ALE/ADV	T _{OSC} - 40		ns
TWLWH	WR Pulse Width	3 T _{OSC} - 35(1)		ns
TQVWH	Output Data Valid to End of WR/WRL/WRH	3 T _{OSC} - 60(1)		ns
TWHQX	Output Data Hold after WR/WRL/WRH	T _{OSC} - 50		ns
T _{WHLH}	End of WR/WRL/WRH to ALE/ADV High	T _{OSC} - 75		ns
T _{RLRH}	RD Pulse Width	3 T _{OSC} - 30(1)		ns
T _{RHLH}	End of RD to ALE/ADV High	T _{OSC} – 45		ns
T _{CLLL} (3)	CLOCKOUT Low to ALE/ADV Low	T _{OSC} - 40	T _{OSC} + 35	ns
T _{RHBX} (3)	RD High to INST, BHE, AD8-15 Inactive	T _{OSC} - 25	$T_{OSC} + 30$	ns
T _{WHBX} (3)	WR High to INST, BHE, AD8-15 Inactive	T _{OSC} - 50	T _{OSC} + 100	ns
Т _{НLНН}	WRL, WRH Low to WRL, WRH High	2 T _{OSC} – 35	2 T _{OSC} + 40	ns
T _{LLHL}	ALE/ADV Low to WRL, WRH Low	2 T _{OSC} - 30	2 T _{OSC} + 55	ns
TQVHL	Output Data Valid to WRL, WRH Low	T _{OSC} - 60		ns

NOTES:

1. If more than one wait state is desired, adc 3 $T_{\rm OSC}$ for each additional wait state.

2. CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3 TOSC ± 10 ns if TOSC is constant and the rise and fall times on XTAL1 are less than 10 ns.


3. CLKOUT, INST and BHE pins not bonded out on 64-lead package.

Max spec applies only to ALE. Min spec applies to both ALE and ADV.
 The term "Address Valid" applies to AD0-15, BHE and INST.


- 6. The term "Address" in this specification applies to AD0-7 for 8-bit cycles, and AD0-15 for 16-bit cycles.

int_{el}.

WAVEFORM-SYSTEM BUS TIMINGS




WAVEFORM-BUSWIDTH* TIMINGS



*Not available on 64-lead package.

intel.


WAVEFORM-TRLPV



EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/T _{OLOL}	Oscillator Frequency	6	12	MHz
Тонох	High Time	25		ns
T _{OLOX}	Low Time	30		ns
T _{OLOH}	Rise Time		15	ns
TOHOL	Fall Time		15	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.


PRELIMINARY

intə.


EXTERNAL CRYSTAL CONNECTIONS




AC TESTING INPUT, OUTPUT WAVEFORMS




EXTERNAL CLOCK CONNECTIONS



FLOAT WAVEFORMS



MINIMUM HARDWARE CONFIGURATION CIRCUITS



4

int_{el}.


AC CHARACTERISTICS-SERIAL PORT-SHIFT REGISTER MODE

SERIAL PORT TIMING-SHIFT REGISTER MODE

Test Conditions: Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period	8 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge	4 T _{OSC} - 50	4 T _{OSC} + 50	ns
TQVXH	Output Data Setup to Clock Rising Edge	3 T _{OSC}		ns
TXHQX	Output Data Hold After Clock Rising Edge	2 T _{OSC} - 70		ns
TXHQV	Next Output Data Valid After Clock Rising Edge		2 T _{OSC} + 50	ns
Трухн	Input Data Setup to Clock Rising Edge	2 T _{OSC} + 200		ns
T _{XHDX}	Input Data Hold After Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		5 T _{OSC}	ns

WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE



SERIAL PORT WAVEFORM-SHIFT REGISTER MODE

A/D CONVERTER SPECIFICATIONS

The absolute conversion accuracy is dependent on the accuracy and stability of V_{REF}.

Parameter	Typical*	Minimum	Maximum	Units**	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 4	LSBs	1
Full Scale Error	-0.5 ±0.5			LSBs	1
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±4	LSBs	
Differential Non-Linearity		>-1	+2	LSBs	
Channel-to-Channel Matching		0	±1	LSBs	
Repeatability	t 0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		- 60		dB	1, 3
Feedthrough	- 60			dB	1
V _{CC} Power Supply Rejection	- 60			dB	1
Input Series Resistance		1K	5К	Ω	4
DC Input Leakage		0	3.0	μΑ	
Sample Delay		3 T _{OSC} - 50	3 T _{OSC} + 50	ns	2
Sample Time		12 T _{OSC} - 50	12 T _{OSC} + 50	ns	
Sampling Capacitor			2	pF	

See the MCS-96 A/D Converter Quick Reference for definitions of A/D Converter terms.

NOTES:

* These values are expected for most devices at 25°C.

** An "LSB", as used here, is defined in the MCS-96 A/D Converter Quick Reference and has a value of approximately 5 mV.

1. DC to 100 KHz.

2. For starting the A/D with an HSO Command.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

8X97JF

OTP EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	С
V _{CC} , V _{PD} , V _{REF} ⁽¹⁾	Supply Voltages during Programming	4.5	5.5	V
V _{EA}	Programming Mode Supply Voltage	9.0	13.0	V(2)
V _{PP}	EPROM Programming Supply Voltage	12.50	13.0	V(2)
V _{SS} , ANGND ⁽³⁾	Digital and Analog Ground	0	0	V
Fosc ⁽¹⁾	Oscillator Frequency during Auto and Slave Programming	6.0	6.0	MHz
F _{OSC} ⁽²⁾	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC}, V_{PD} and V_{REF} should nominally be at the same voltage during programming.

V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
 V_{SS} and ANGND should nominally be at the same voltage (0V) during programming.

AC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Parameter	Min	Max	Units
TAVLL	ADDRESS/COMMAND Valid to PALE Low	0		Tosc
T _{LLAX}	ADDRESS/COMMAND Hold After PALE Low	80		Tosc
T _{DVPL}	Output Data Setup Before PROG Low	0		Tosc
T _{PLDX}	Data Hold After PROG Falling	80		Tosc
T _{LLLH}	PALE Pulse Width	180		Tosc
T _{PLPH}	PROG Pulse Width	250 T _{OSC}	100 μs + 144 T _{OSC}	
TLHPL	PALE High to PROG Low	250		Tosc
TPHLL	PROG High to Next PALE Low	600		Tosc
T _{PHDX}	Data Hold After PROG High	30		Tosc
T _{PHVV}	PROG High to PVER/PDO Valid	500		Tosc
T _{LLVH}	PALE Low to PVER/FDO High	100	····	Tosc
T _{PLDV}	PROG Low to VERIFICATION/DUMP Data Valid	100		Tosc
T _{SHLL}	RESET High to First PALE Low (not shown)	2000		Tosc

DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
Ірр	VPP Supply Current (Whenever Programming)		100	mA

int_.

WAVEFORM-EPROM PROGRAMMING (OTP)



REVISION HISTORY

This data sheet (270795-006) is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following difference exists between this -006 data sheet and the previous one -005.

1. The I_{OL}/I_{OH} for float waveform testing changed from ±15 mA to ±8 mA (this data sheet).

The following differences exist between -005 and -004.

- The Express (extended temperature and burn-in options) were added to this data sheet. The 8X9XJF EXPRESS data sheet (270796-001) is now obsolete.
- Changes were made to the format of the data sheet and the SFR descriptions were removed. No spec changes were made.
- 3. Added Reserved Location 201CH errata.

The following differences exist between the -004 data sheet and the -003 data sheet.

1. The -003 data sheet was valid only for devices marked with an "A" at the end of the top side tracking number.

2. Added VIL1 (Input Low Voltage, RESET)

The following differences exist between the -003 data sheet and the -002 data sheet.

- The reserved location section and the power supply sequencing section has been deleted. This information is in the Hardware Design Information.
- The Software Reset Timing bug was removed from the Functional Deviations. The RESET pin will pull down for at least 2 states if a software reset or watchdog timer overflow occurs.

Differences between the -002 and -001 data sheets.

- 1. The TLLGV spec has been changed from Max = $T_{OSC} 75$ ns to Max = $T_{OSC} = 100$ ns.
- 2. The TCLLH spec has been changed from Min = -20 ns and Max = +25 ns to Min = -30 ns and Max = +15 ns.
- 3. The TXHQX spec has been changed from Min = $2 T_{OSC} 50$ ns to $2T_{OSC} 70$ ns.
- 4. The TOLOX spec has been changed from Min = 25 ns to Min = 30 ns.
- Added "20" recommendation for reserved address 2019H to EPROM specification.
- 6. Added errata.

8X97JF

intə.

8X97JF ERRATA

Devices covered by this data sheet (see Revision History) have the following errata.

1. INDEXED, 3 OPERAND MULTIPLY

The displacement portion of an indexed, three operand (byte or word) multiply may not be in the range of 200H thru 17FFH inclusive. If you must use these displacements, execute an indexed, two operand multiply and a move if necessary.

2. 8X97JF HIGH SPEED INPUTS

The High Speed Input (HSI) has three deviations from the specifications. Note that "events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine state times may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into any **empty** FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

3. RESERVED LOCATION 2019H

The 1990 Architectural Overview recommends that reserved location 2019H be filled with hex value FFH. The recommendation is now to fill 2019H with hex value 20H.

4. RESERVED LOCATION 201CH

Reading reserved location 201CH, either internally or externally, will return "201C" as data.

5. SERIAL PORT SECTION

Serial Port Flags—Reading SP_STAT may not clear the TI or RI flag if that flag was set within two state times prior to the read. In addition, the parity error bit (RPE/RB8) may not be correct if it is read within two state times after RI is set. Use the following code to replace ORB sp_image, SP_STAT.

SP_READ: LDB TEMP, SP_STAT ORB SP_IMAGE, TEMP JBS TEMP,5,SP_READ; if TI is set then read again JBS TEMP,6,SP_READ; if RI is set then read again ANDB SP_IMAGE,#7FH; clear false RB8/RPE ORB SP_IMAGE, TEMP; load correct RB8/RPE