



### ZXMS82180S14PQ

### IntelliFET<sup>®</sup> HIGH-SIDE POWER SWITCH

### Description

The ZXMS82180S14PQ is a dual-channel high-side power switch in a SO-14EP exposed heatsink package incorporating protective and diagnostic functions.

The device comprises a monolithic n-channel vertical power MOSFET with integrated temperature and current sensors with a charge-pumped gate supply and has a low quiescent current in OFF state.

The device is enabled by active high 3.3V and 5V logic-level drive to the inputs. The device includes a diagnostic current-sense output proportional to load current and a defined diagnostic fault signal in case of overload operation, overtemperature, short-circuit or open-load conditions.

### Features

#### **Protection Functions**

- Reverse Battery Protection Using External Components
- Voltage Dependent Current Limiting
- Overtemperature Protection with Auto-Restart
- Overvoltage Protection Including Load Dump
- Stable Undervoltage Protection
- ESD Protection
- Loss of Ground Protection with External Components
- Enhanced Short-Circuit Protection

#### **Diagnostic Functions**


- Proportional Load Current-Sense Output
  - Linear Voltage Drop Regulation to Maintain Sense Accuracy Even at Very Low Load Currents
  - Enabled by Logic Input
  - Output Channel Selected by Logic Input
  - Defined Temperature and Current Dependency
- Open-Load Detection
  - Using Load Current-Sense in ON State
  - Using Output Voltage Detection in OFF State
- Defined Fault Signal in Case of Overload Operation, Overtemperature, or Short-Circuit and Open-Load in OFF State

#### Miscellaneous

- Lead-Free Finish; RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- The ZXMS82180S14PQ is suitable for automotive applications requiring specific change control; this part is AEC-Q100 qualified, PPAP capable, and manufactured in IATF16949 certified facilities.

https://www.diodes.com/quality/product-definitions/

### **Pin Assignment**



SO-14EP

### **Applications**

- High-side switching with diagnostic feedback for:
  - 12V grounded loads
  - Resistive, inductive and capacitive loads
- Suitable for high inrush current loads
  - Incandescent lamps (P5W), motors, LEDs, etc.
- Compact low power replacement for:
  - Relays, fuses and discrete circuits

### Summary Specifications

Parameter	Symbol	Rating
Operating Voltage	Vs	5V to 28V
Maximum Supply Voltage	V <sub>S(LD)</sub>	41V
Maximum ON Resistance, T <sub>J</sub> = +150°C	RDS(ON)	360mΩ
Nominal Load Current	IL(NOM)	2A
Typical Current Sense Ratio	KILIS	550
Minimum Current Limitation	IL5(SC)	8A
Maximum Standby Current, T <sub>J</sub> = +25°C	IS(OFF)	0.5µA

Notes: 1. EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. All applicable RoHS exemptions applied.

- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

# (Т



### **Typical Applications Circuit**




Figure 1. Typical Application Configuration

RGND, RINX, RDEN, RDSEL and Rs are optional. They may be replaced by shorts depending on the application. Non-zero resistors may be used to:

- Reduce peak currents during supply voltage transients that exceed the ±Vs internal clamp voltages
  - Typically transients exceeding 41V or may activate the internal clamps
- Protect the customer's application from high currents during transients exceeding 41V
- Keep within rated current during reverse battery, recommended is Rs = RDEN = RINX = RDSEL = 4.7kΩ, RGND = 150Ω
- Ensure that the device is off when there is loss of ground connection to the device or module

٠



### **Pin Description**

Pin Number	Pin Name	Function and Description
1	GND	Ground or negative supply
2	IN0	Input channel 0, activates output channel 0
3	DEN	Diagnostic enable, allows common connection of the IS pin with multiple devices
4	IS	Diagnostic output, provides an analog sense current proportional to the load current under normal operation, or a defined current under overload or shutdown conditions
5	DSEL	Input to select which channel to be diagnosed
6	IN1	Input channel 1, activates output channel 1
7, 11	NC	Not connected
8, 9, 10	OUT1	Output 1 to the load, must be connected together
12, 13, 14	OUT0	Output 0 to the load, must be connected together
EP	VS	Voltage supply or battery positive

Table 1. Pin Description

## **Functional Block Diagram**




Figure 2. Functional Block Diagram of ZXMS82180S14PQ



### Absolute Maximum Ratings (Notes 4, 5) (@T<sub>J</sub> = +25°C, unless otherwise specified.)

	<b>_</b>	Ra	tings		Conditions	
Symbol	Parameter	Min	Max	Unit		
Supply Volta	ge					
Vs	Supply voltage	-0.3	28	V	_	
V <sub>S(REV)</sub>	Reverse supply voltage	0	16	V	$\begin{array}{l} R_L \geq 6\Omega, \ R_{GND} = 150\Omega \\ T_{amb} = +25^{\circ}C, \ t < 2 \ mins \end{array}$	
VS(SC)	Supply voltage for short-circuit protection (Note 6)	0	24	V	_	
V <sub>S(LD)</sub>	Supply voltage for load-dump protection (ISO 7637)	—	41	V	$R_{IN} = 2\Omega, R_L = 12\Omega$	
Interface Pin	S					
Max	IN size veltage	-0.3	6	V	—	
Vin	IN pins voltage	—	7	V	t < 2 mins	
I <sub>IN</sub>	Current in IN pins	-2	2	mA	—	
	DEN sin voltage	-0.3	6	V	—	
VDEN	DEN pin voltage	—	7	V	t < 2 mins	
IDEN	Current in DEN pin	-2	2	mA	—	
M		-0.3	6	V	—	
VDSEL	DSEL pin voltage	_	7	V	t < 2 mins	
IDSEL	Current in DSEL pin	-25	50	mA	_	
VIS	IS pin voltage	-0.3	Vs	V	—	
lıs	Current in IS pin	-25	50	mA	—	
Output Stage						
١L	Load current (Note 7)	—	Self-limited	А	_	
Ртот	Power dissipation	—	1.6	W	$T_{amb} = +85^{\circ}C, T_{J} < +150^{\circ}$	
Eas	Energy dissipation (single pulse, one channel)	_	30	mJ	Vs = 13.5V, IL = 1A TJ = +150°C	
VDS	VS to OUT pin voltage	—	41	V	—	
N <sub>RSC</sub>	Repetitive short-circuit capability (Note 8)	—	300	kcyc	t <sub>ON</sub> = 300ms	
Current						
1	Current in GND pin	-10	10	mA	—	
I <sub>GND</sub>		-150	20	mA	t < 2 mins	
Temperature						
TJ	Junction temperature	-40	150	°C	—	
Tstg	Storage temperature	-55	150	°C	_	
Electrostatic	Discharge					
M======	ESD capability HBM (all pins)	-2	2	kV		
VESD(HBM)	ESD capability HBM OUT to GND and Vs shorted	-4	4	kV	EIA/JESD 22-A 114B	
VESD(CDM)	ESD capability CDM	-0.75	0.75	kV	AEC-Q100-011	

Notes: 4. Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.

5. Not subject to production test, guaranteed by design.

6. Short-circuit protection is outside normal operation and is limited to single pulse and allows combinations of resistance and inductance.

7. Current limit is a protection feature and operation in current limitation, e.g. with short-circuit loads, is outside the normal operation range.

8. Repetitive short-circuit protection characterisation also carried out according to AEC-Q100-012 at 14V.



### **Package Thermal Data**

Symbol	Parameter		Тур	Мах	Unit
R <sub>0JS</sub>	Thermal resistance, junction-to-soldering point (Note 5)		4	-	°C/W
Reja	Thermal resistance, junction-to-ambient mounted on PCB Both channels active (Notes 5, 9)		46		°C/W

9. Device mounted on vertical PCB, 2" x 2" x 1.6mm, FR4 with 2oz copper for all connections. Note:

### **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Unit
VS(NOM)	Normal operating voltage (Note 10)	8	18	V
VS(OP)	Extended operating voltage (Note 11)	5	28	V

Notes:

 For normal operation and protection features.
Operation across an extended range is possible but is load dependant – device may have reduced protection against faulty (overload or short-circuit loads.


### **Operational Electrical Characteristics**

(Unless otherwise specified: -40°C <  $T_J$  < +150°C; typical values based on  $T_J$  = +25°C)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
General				•	•	•
VS(OP)	Extended operating voltage	V <sub>IN</sub> = 4.5V, V <sub>DS</sub> < 0.5V	5	13.5	28	V
VS(OP_MIN)	Undervoltage restart	$V_{IN} = 4.5V, R_L = 12\Omega$	3.8	4.2	5	V
VS(UV)	Undervoltage shutdown	$\label{eq:VIN} \begin{split} V_{IN} &= 4.5V, \ V_{DEN} = 0V \\ R_L &= 12\Omega \end{split}$	3	3.3	4.1	V
Vs(UV_HYS)	Undervoltage hysteresis	_	_	0.85	_	V
1	Operating current One channel active	V <sub>IN</sub> = V <sub>DEN</sub> = 5.5V, V <sub>S</sub> = 18V	_	2.5	6	mA
Ignd	Operating current Both channels active	Device in RDS(ON)	_	3.5	8	mA
	Standbu ourront	$V_{IN}$ and $V_{DEN}$ floating $V_{OUT} = 0V, V_S = 18V$ $T_J \le +85^{\circ}C$	-	0.1	0.5	μA
IS(OFF)	Standby current	$V_{IN}$ and $V_{DEN}$ floating $V_{OUT} = 0V, V_S = 18V$ $T_J = +150^{\circ}C$	_	2	20	μA
IS(OFF_DEN)	Standby current with diagnostic pin active	$V_{IN}$ floating, $V_{OUT} = 0V$ $V_S = 18V$ , $V_{DEN} = 5.5V$	_	1	_	mA



### **On-State Characteristics**



The ON-state resistance RDS(ON) depends on the supply voltage Vs and junction temperature TJ.

Figure 3. Typical RDS ON-State Resistance

At low load current IL, the MOSFET gate drive is reduced to maintain a near constant output voltage drop V<sub>DS(NL)</sub>. This limits the effect of internal op-amp offset voltage, to maintain useful K<sub>ILIS</sub> ratio accuracy even at very low IL.





Figure 4. Output Voltage Drop Regulation, IOUT = 30mA




### **Resistive Load Switching**

The power MOSFET turn-ON and turn-OFF processes are determined by the device itself, with rates suitable for EMC compatibility.



### **Output Inductive Load Clamp**

To de-energise inductive loads the OUT terminal must be allowed to swing below ground (Vout rings negative) during the OFF-state.







### Output Inductive Load Clamp (continued)

A low-impedance active voltage clamp uses the MOSFET channel to limit the maximum voltage across the MOSFET drain-source terminals, limiting the swing of OUT below V<sub>S</sub> to safe  $V_{DS(AZ)}$ . This prevents avalanche of the MOSFET or associated circuitry.




Figure 7. Typical Output Clamp Characteristic




Figure 8. Switching an Inductive Load



### **Maximum Load Inductance**

Stored inductive load ring-OFF energy is dissipated in the MOSFET during switching and load ring-OFF clamping. Additional energy is also supplied to the system by the Vs supply until the load current  $I_L$  reaches zero. This causes a temporary rise in MOSFET temperature after turn-OFF begins. The temperature reached depends on the starting temperature, thermal environment, load current  $I_L$ , load inductance  $L_L$ , load resistance  $R_L$  and supply voltage Vs.

### **Inverse Current Capability**

In the ON-state the device will remain on if the output current becomes inverse until or unless the inverse current becomes high enough to create a -V<sub>DS</sub> approaching body diode conduction. During inverse current conduction, I<sub>L(INV)</sub>, the IS sense output will be zero. If body diode conduction occurs all functions are disabled or unspecified until the inverse current becomes very small.

If inverse current is present in the OFF-state body diode conduction occurs and all functions are disabled or unspecified. When inverse current is removed or becomes very small then turn-ON and normal function become possible.

### **Power Electrical Characteristics**

(Unless otherwise specified:  $8V < V_S < 18V$ ,  $-40^{\circ}C < T_J < +150^{\circ}C$ ; typical values based on  $V_S = 13.5V$ ,  $T_J = +25^{\circ}C$ )

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Output Charac	teristics					
Proven	ON-state resistance per channel	$V_{IN} = 4.5V, I_L = 2A$ $T_J = +150^{\circ}C$	_	300	360	mΩ
R <sub>DS(ON)</sub>	ON-state resistance per channel	$V_{IN} = 4.5V, I_L = 2A$ $T_J = +25^{\circ}C$	—	150	—	mΩ
IL(NOM)	Nominal load current One channel active (Note 12)	T <sub>amb</sub> = +85°C, T <sub>J</sub> < +150°C		2	_	Α
IL(NOM)	Nominal load current Both channels active (Note 12)		_	1.5		Α
VDS(NL)	Voltage drop regulation at low IL	I <sub>L</sub> = 30mA	_	12	25	mV
VDS(AZ)	Output clamp voltage	I <sub>L</sub> = 20mA	41	47	53	V
lu como	Output leakage current per channel	$V_{IN}$ floating, $V_{OUT} = 0V$ $T_J \le +85^{\circ}C$	_	0.1	0.5	μA
I <sub>L(OFF)</sub>		$V_{IN}$ floating, $V_{OUT} = 0V$ $T_J = +150^{\circ}C$	—	1	10	μΑ
IL(INV)	Inverse output current (Note 13)	Vs < Vout	—	1.5	—	А
Timings			·			
dV/dton	Slew rate ON, 30% to 70% Vs		0.1	0.25	0.5	V/µs
dV/dtoff	Slew rate OFF, 70% to 30% Vs		0.1	0.25	0.5	V/µs
ton	Turn-ON time to 90% Vs		30	90	230	μs
toff	Turn-OFF time to 10% V <sub>S</sub>	$R_{L} = 12\Omega, V_{S} = 13.5V$	30	170	300	μs
ton(delay)	Turn-ON delay to 10% Vs		10	25	100	μs
toff(delay)	Turn-OFF delay to 90% Vs		10	95	200	μs
Eon	Switch ON energy	$\begin{array}{l} R_L = 12\Omega,  V_S = 18V \\ V_{OUT} = 90\%  V_S \end{array}$	_	0.4	_	mJ
EOFF	Switch OFF energy	$\label{eq:RL} \begin{split} R_L &= 12\Omega,  V_S = 18V \\ V_{OUT} &= 10\%  V_S \end{split}$	_	0.4	_	mJ

Notes: 12. Device mounted on vertical 50mm x 50mm x 1.5mm FR4 single-sided PCB with 6cm<sup>2</sup> 2oz copper in free air. 13. ON-state reverse conduction, functional test only.



### **Protection Features**

#### Loss of Ground Protection

The device will turn off in the case that the ground pin connection is lost and the load remains connected. It is recommended to use high ohmic input resistors in the interface pins to ensure that the device is turned off by limiting the current in the paths from the ground pin, through the input and diagnostic enable ESD diodes, to the external driving circuits.

#### **Undervoltage Protection**

The device will not turn on if the Vs supply voltage is below the minimum operating voltage  $V_{S(OP\_MIN)}$  where protection functions may not be operational. If the device is already on then the supply voltage has to drop to below the undervoltage threshold  $V_{S(UV)}$  to turn the output off. Figure 9 shows the undervoltage mechanism.





Figure 9. Undervoltage Behavior



### Protection Features (continued)

#### **Overvoltage Protection**





The GND pin has an active protection clamp, operating much as a low noise high voltage Zener device, to protect it from overvoltage for high  $V_S$  transients. During  $V_S$  transient overvoltage the voltage is clamped and the excess voltage,  $V_S$ - $V_{S(AZ)}$ , is applied across the ground resistor  $R_{GND}$  raising the potential on the ground pin. Additional high ohmic series resistors may be needed to prevent high  $V_{IN}$  and  $V_{DEN}$  being applied directly to the driving circuits.

The IS pin also has an active protection clamp and during  $V_S$  transient overvoltage the voltage is clamped and excess voltage,  $V_S$ - $V_{IS(AZ)}$ , is applied across the sense resistor  $R_{IS}$ . An additional high ohmic series resistor may be needed in the application to prevent high  $V_{IS}$  being applied directly to the application monitoring circuit.




Figure 11. Typical IIs Overvoltage Clamp Characteristic



### Protection Features (continued)

Also during V<sub>S</sub> overvoltage transient the voltage V<sub>S</sub>-OUT is clamped and the excess voltage, V<sub>S</sub>-V<sub>DS(AZ)</sub>, is applied across the load R<sub>L</sub>. V<sub>S</sub>-OUT is the same clamp described under the earlier section <u>Output Inductive Load Clamp</u>.

#### **Reverse Battery Protection**

During reverse battery the output body diode is conducting current limited by the load itself resulting in power dissipation and the current in the ground and logic inputs has to be limited by external resistor components. No operating functions are available in this condition.

#### **Overload Protection**


During overload the output current is limited to a value depending on the V<sub>DS</sub> voltage resulting in high dissipation in the output power stage. Sustained operation in this mode will raise the internal junction temperature until dynamic or absolute overtemperature protection cycling begins. There is a dynamic ( $\Delta$ T<sub>J</sub>(sw)) and an absolute (T<sub>J</sub>(sc)) temperature sensor. Figure 12 gives a sketch of overload protection.

If the temperature rise of the power stage versus the cooler control area exceeds  $\Delta T_{J(SW)}$  then the device will be turned off until the rise falls to a reset level. Each cycle causes the absolute temperature to increase a little.

If the absolute temperature reaches  $T_{J(SC)}$  then the device will be turned off until the absolute temperature falls by  $\Delta T_{J(SC)}$ . The device will continue to cycle to  $T_{J(SC)}$  as long as the fault condition remains.

The IS pin outputs I<sub>IS(FAULT)</sub> during load current limitation, during dynamic overtemperature cycling, and absolute overtemperature cycling.

Both channels are independently overload protected and if both are in overtemperature shutdown there is no restart synchronization. As only one channel can be monitored on the IS pin it is not recommended to use both channels connected in parallel.







### **Protection Electrical Characteristics**

(Unless otherwise specified:  $8V < V_S < 18V$ ,  $-40^{\circ}C < T_J < +150^{\circ}C$ ; typical values based on  $V_S = 13.5V$ ,  $T_J = +25^{\circ}C$ )

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Loss of Gro	ound Protection					
IOUT(GND)	Output leakage current (Note 14)	Vs = 28V GND disconnected	_	0.1	_	mA
Reverse Ba	ttery Protection					
VDS(REV)	Reverse output voltage (Note 15)	I <sub>L</sub> = -1A, T <sub>J</sub> = +150°C	0.2	0.65	0.7	V
Overvoltag	e Protection					
VS(AZ)	Vs to GND clamping	Is = 5mA	41	47	53	V
Overload P	rotection					
I <sub>L5(SC)</sub>	Load current limit	$V_{DS} = 5V$	8	11	15	А
I <sub>L28(SC)</sub>	Load current limit (Note 14)	V <sub>DS</sub> = 28V	_	5	_	Α
IL(RMS)	Load current during overtemperature cycling (Note 14)	R <sub>SHORT</sub> = 0.1Ω L <sub>SHORT</sub> = 5μH	_	2	_	Α
$\Delta T_{J}(\text{SW})$	Dynamic temperature rise during cycling (Note 16)	_	—	80	—	К
TJ(SC)	Thermal shutdown temperature (Note 17)	—	+150	+170	+200	°C
$\Delta T_{J(SC)}$	Thermal hysteresis (Note 17)		—	20	_	к

Notes: 14. Not subject to production test, guaranteed by design.

15. During reverse battery the body diode will conduct with a voltage drop VDS(REV).

16. Functional test only. 17. Functional test only at  $T_J = +150^{\circ}$ C.

### **Diagnostic Functionality – Detailed Description**

In normal operation the IS pin outputs a small analog sense current proportional to the main OUT current flowing in the power MOSFET depending upon which channel is selected by the DSEL pin. In the case where it is disabled by the DEN pin it becomes high impedance.

VDEN	VDSEL	IS Output	
L	Х	Z	
Н	L	Channel 0 diagnostics	
Н	Н	Channel 1 diagnostics	

Table 2. Diagnostic Truth Table

During overload/current limit operation/overtemperature/high temperature gradient or open load in the OFF-state, the IS pin outputs a defined current  $I_{IS(FAULT)}$  greater than normal sense currents for normal loads.

During ON-state operation with open load, normal OFF-state, or OFF-state with inductive load ring-off current still flowing, the IS current is approximately zero.



## Diagnostic Functionality – Detailed Description (continued)

Operating Condition	VINx	Vden	Voutx	IS Output Current, IIs (Note 18)
Normal operation	L	H H	Z H	Z = IL / KILIS
Current limiting	Н	Н	Н	IIS(FAULT)
Short circuit OUT to GND	L	H H	L	Z
Overtemperature		H	Z Z	IIS(FAULT) Z IIS(FAULT)
Short circuit OUT to Vs	L	H H	H H	Is(FAULT) < IL / KILIS (Note 19)
Open load	L L H	H H H	< VOL(OFF) > VOL(OFF) H	Z IIS(FAULT) (Note 20) < IIS(OL)
Inverse load current	L	H H	H H	lis(fault) lis(ol)
All	Х	L	Х	Z

Table 3. Operational Truth Table (Note 21)

18. The appropriate channel is selected by the DSEL pin. Notes:

19. A low resistance short between OUT and V<sub>S</sub> will reduce the output current, I<sub>L</sub> and therefore reduce the analog sense current, I<sub>IS</sub>.

20. With external pullup resistor. 21. H = high level; L = low level; Z = high impedance, voltage depends on external circuit; X = don't care.



## **Diagnostic Diagrams**




Figure 13. IS Signal Timing Diagram



## Diagnostic Diagrams (continued)




Figure 14. Open-Load Timing Diagram



**Diagnostic Electrical Characteristics** (Unless otherwise specified: 8V < V<sub>S</sub> < 18V, -40°C < T<sub>J</sub> < +150°C; typical values based on V<sub>S</sub> = 13.5V, T<sub>J</sub> = +25°C)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Open-Load	1 Detection		1		J	I
V <sub>DS(OL)</sub>	Open load OFF state detection voltage	$V_{IN} = 0V, V_{DEN} = 4.5V$	4	4.9	6	V
I <sub>L(OL)</sub>	Open load ON state detection current	$V_{IN} = V_{DEN} = 4.5V$ I <sub>IS(OL)</sub> = 22 $\mu$ A	5	_	30	mA
Current Sei	nse Pin					
IIS(DIS)	Current sense leakage current	$\label{eq:VIN} \begin{array}{l} V_{IN}=4.5V, \ V_{DEN}=0V\\ I_L=2A \end{array}$	_	_	1	μA
VIS(SAT)	VS to IS saturation voltage	$\label{eq:VIN} \begin{array}{l} V_{IN} = 0V, \ V_{DEN} = 4.5V \\ I_{IS} = 6mA, \ V_{OUT} = V_S > 10V \end{array}$	_	_	3	V
IIS(FAULT)	Current sense under fault conditions	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{IS} = 0V, \ V_{DEN} = 4.5V \\ V_{OUT} = V_S > 10V \end{array}$	6	15	35	mA
VIS(AZ)	VS to IS clamp voltage	$I_{IS} = 5mA$	41	47	53	V
Load Curre	nt Sense					
KILIS0	Sense current ratio IL = 50mA		-30%	610	+30%	
KILIS1	Sense current ratio I <sub>L</sub> = 0.25A		-18%	560	+18%	—
KILIS2	Sense current ratio I <sub>L</sub> = 0.5A	VIN = VDEN = 4.5V	-8%	560	+8%	—
KILIS3	Sense current ratio I <sub>L</sub> = 1A		-5%	560	+5%	_
KILIS4	Sense current ratio IL = 2A		-5%	550	+5%	_
$\Delta K_{ILIS}$	Sense current ratio variation $I_L = 1A$ versus $I_L = 0.5A$		-4%	0	+4%	_
Diagnostic	Timings					
t <sub>sIS(ON)</sub>	Current sense settling time to 90% IIs after IN and DEN high	$V_{S} = 13.5V$ I <sub>L</sub> = 1A, R <sub>IS</sub> = 1.2k\Omega	_	_	250	μs
tsIS(DEN)	Current sense settling time to 90% IIs after DEN high	$V_{S} = 13.5V, V_{IN} = 4.5V \\ I_{L} = 1A, R_{IS} = 1.2k\Omega$	_	_	20	μs
tsIS(LC)	Current sense settling time to 90% lis after load current change	$\label{eq:VS} \begin{array}{l} V_{S} = 13.5V, \ V_{IN} = V_{DEN} = 4.5V \\ I_{L} = 0.5A \ to \ 1A, \ R_{IS} = 1.2k\Omega \end{array}$	_	_	20	μs
tsIS(OL_ FAULT)	Diagnostic fault current settling time to 90% $I_{\rm IS(FAULT)}$ after DEN high with OFF state openload condition	$\label{eq:VIN} \begin{split} V_{IN} &= 0V, \ V_{OUT} = V_S = 13.5V \\ R_{IS} &= 1.2k\Omega \end{split}$	_	_	150	μs
tsis(fault)	Diagnostic fault current settling time to 90% $I_{IS(FAULT)}$ after IN and DEN high with overload condition	$V_{DS} = 5V, R_{IS} = 1.2k\Omega$	_	_	250	μs
tsIS(OT_ blank)	Diagnostic fault current off delay time to 90% IIS(FAULT) after overtemperature condition returning to normal operation (Note 22)	$V_{IN} = V_{DEN} = 4.5V$ $R_{IS} = 1.2k\Omega$	_	150	_	μs
tsIS(OFF)	Current sense fall time to < 50% I <sub>IS</sub> after DEN low	$\label{eq:VIN} \begin{array}{l} V_{IN}=4.5V,\ I_L=1A\\ R_{IS}=1.2k\Omega \end{array}$	_	_	30	μs
tsiS(CHC)	Current sense settling time to 90% I <sub>IS</sub> after DSEL high	$\label{eq:VS} \begin{array}{l} V_{S} = 13.5V, \ V_{IN0} = V_{IN1} = 4.5V \\ V_{DEN} = 4.5V \\ I_{L0} = 1A, \ I_{L1} = 0.5A \\ R_{IS} = 1.2k\Omega \end{array}$	_	_	20	μs

Note: 22. Not subject to production test, guaranteed by design.



### **Input Pins**

The input circuit is compatible with 3.3V and 5V logic levels. The input diode provides ESD protection. If the pin is left open the internal tie down resistor will keep the output off. A Schmitt trigger provides switching hysteresis to avoid an undefined state if there is a slowly rising or falling voltage on the IN pin. Figure 15 shows the electrical equivalent circuit.





The DEN and DSEL pins have the same circuitry as the IN pin.

### Input Electrical Characteristics

(Unless otherwise specified:  $8V < V_S < 18V$ ,  $-40^{\circ}C < T_J < +150^{\circ}C$ ; typical values based on  $V_S = 13.5V$ ,  $T_J = +25^{\circ}C$ )

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
INx Pin	<u>.</u>	i				
VIN(L)	Low level input voltage	—	-0.3	_	0.8	V
V <sub>IN(H)</sub>	High level input voltage	—	2	—	6	V
VIN(HYS)	Input voltage hysteresis	—	_	0.25	—	V
lin(L)	Low level input current	V <sub>IN</sub> = 0.8V	1	3	25	μA
lin(h)	High level input current	V <sub>IN</sub> = 5.5V	2	8	25	μA
DEN Pin	-	· ·				
VDEN(L)	Low level input voltage	—	-0.3	_	0.8	V
VDEN(H)	High level input voltage	—	2	—	6	V
V <sub>DEN(HYS)</sub>	Input voltage hysteresis	—	_	0.25	—	V
IDEN(L)	Low level input current	V <sub>DEN</sub> = 0.8V	1	3	25	μA
IDEN(H)	High level input current	V <sub>DEN</sub> = 5.5V	2	8	25	μA
DSEL Pin						
V <sub>DSEL(L)</sub>	Low level input voltage	—	-0.3	—	0.8	V
VDSEL(H)	High level input voltage	—	2	—	6	V
VDSEL(HYS)	Input voltage hysteresis	—	_	0.25	—	V
I <sub>DSEL(L)</sub>	Low level input current	V <sub>DSEL</sub> = 0.8V	1	3	25	μA
IDSEL(H)	High level input current	V <sub>DSEL</sub> = 5.5V	2	8	25	μA



### **Characterisation – General Product**

#### Minimum Functional Supply Voltage





Figure 16. Minimum Functional Supply Voltage  $V_{S(OP_MIN)} = f(T_J)$ 



#### Undervoltage Shutdown

Figure 17. Undervoltage Shutdown  $V_{S(UV)} = f(T_J)$ 



### Characterisation – General Product (continued)

#### **Current Consumption One Channel Active**





Figure 18. Current Consumption for Whole Device with Load, Channel Active  $I_{GND} = f(T_J; V_S)$ 



#### **Current Consumption Two Channels Active**

Figure 19. Current Consumption for Whole Device with Load, Channel Active  $I_{GND} = f(T_J; V_S)$ 



### Characterisation – General Product (continued)

#### Standby Current for Whole Device with Load




Figure 20. Standby Current for Whole Device with Load,  $I_{S(OFF)} = f(T_J; V_S)$ 



### **Characterisation – Power Stage**

Output Voltage Drop Limitation at Low Load Current




Figure 21. Output Voltage Drop Limitation at Low Load Current  $V_{DS(NL)} = f(T_J; V_S)$ 

#### Output Voltage Drop Limitation at Low Load Current




Figure 22. Drain to Source Clamp Voltage  $V_{DS(AZ)} = f(T_J)$ 



### Characterisation – Power Stage (continued)

#### Slew Rate at Turn ON





Figure 23. Slew Rate at Turn ON dV/dton = f(TJ;VS)



Slew Rate at Turn OFF





### Characterisation – Power Stage (continued)

#### Turn ON Time




Figure 25. Turn ON  $t_{ON} = f(T_J;V_S), R_L = 12\Omega$ 

#### Turn OFF Time




Figure 26. Turn OFF to FF =  $f(T_J; V_S)$ ,  $R_L = 12\Omega$ 



### Characterisation – Power Stage (continued)

#### Switch ON Energy




Figure 27. Switch ON Energy  $E_{ON} = f(T_J;V_S), R_L = 12\Omega$ 

#### Switch OFF Energy




Figure 28. Switch OFF Energy  $E_{OFF}$  = f(T\_J;V\_S), R\_L = 12 $\Omega$ 



### **Characterisation – Protection**

#### Overload Condition with Low Output Voltage Drop




Figure 29. Overload Condition with Low Output Voltage Drop  $I_{L5(SC)} = f(T_J; V_S)$ 

#### **Overload Condition with High Output Voltage Drop**






Figure 30. Overload Condition with High Output Voltage Drop  $I_{L28(SC)} = f(T_J; V_S)$ 



### Characterisation – Diagnostic Mechanism

#### Current Sense at No Load





#### **Open-Load Detection Threshold in ON State**




Figure 32. Open-Load Detection ON State Threshold  $I_{L(OL)} = f(T_J; V_S)$ 



### Characterisation – Diagnostic Mechanism (continued)

#### Sense Signal Maximum Voltage





Figure 33. Sense Signal Maximum Voltage Vs - VIS(RANGE) = f(TJ;VS)



#### Sense Signal Maximum Current

Figure 34. Sense Signal Maximum Current in Fault Condition  $I_{IS(FAULT)} = f(T_J;V_S)$ 



### **Characterisation – Input Pins**

#### Input Voltage Threshold ON to OFF





Figure 35. Input Voltage Threshold  $V_{IN(L)} = f(T_J; V_S)$ 



#### Input Voltage Threshold OFF to ON

Figure 36. Input Voltage Threshold  $V_{IN(H)} = f(T_J; V_S)$ 



### Characterisation – Input Pins (continued)

#### Input Voltage Hysteresis




Figure 37. Input Voltage Hysteresis  $V_{IN(HYS)} = f(T_J;V_S)$ 

#### Input Current High Level




Figure 38. Input Current High Level  $I_{IN(H)} = f(T_J; V_S)$ 



### Application Information (Note 23)

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 39. Application Circuit Diagram

Note: 23. This is a simplified example of an application circuit. The function must be verified in the real application.

Reference	Value	Purpose
RINx	4.7kΩ	Connect to the micro controller for overvoltage, reverse polarity protections
R <sub>DEN</sub>	4.7kΩ	Connect to the micro controller for overvoltage, reverse polarity protections
RPDx	47kΩ	Improve immunity to electromagnetic noise
Ris	1.2kΩ	Sense resistor
Rsense	4.7kΩ	Overvoltage, reverse polarity, loss of ground. Value to be tuned with micro controller specification
R <sub>OLx</sub>	1.5kΩ	For open load in OFF diagnostic
Ra/d	4.7kΩ	Protection for the micro controller during overvoltage, reverse polarity
Rgnd	1kΩ	To keep the device GND at a stable potential during clamping
D1	BAS21	Protection of the device during reverse polarity
Z1	7V Zener diode	Protection of the micro controller during overvoltage
Z2	36V Zener diode	Protection of the device during overvoltage
T1	BC 807	Switch the battery voltage for open load in OFF diagnostic
CSENSE	100pF	Sense signal filtering
Cvs	100nF	Filtering of the voltage spikes on the battery line
Соитх	4.7nF	Protection of the device during ESD and BCI

Table 4. Bill of Materials




### Ordering Information (Note 24)

Part Number	Package	Marking	Reel Size (inches)	Tape Width (mm)	Packing	
Fait Number					Qty.	Carrier
ZXMS82180S14PQ-13	SO-14EP	ZXMS82180	13	16	2500	Reel

Note: 24. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

### Marking Information




⇒ State State



### **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.




SO-14EP

#### SO-14EP Dim Max Min Α 1.75 0.00 0.10 **A1** A2 1.25 1.55 b 0.31 0.51 С 0.10 0.25 8.55 8.75 D D2 7.40 7.60 Ε 5.80 6.20 E1 3.80 4.00 E2 2.50 2.70 1.27 BSC е 0.25 0.50 h L 0.40 1.27 L1 1.04 REF L2 0.25 BSC θ 0° 8° θ1 5° 15° θ2 0° --aaa 0.10 bbb 0.20 CCC 0.10 ddd 0.25 eee 0.10 All Dimensions in mm

### **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.



Dimensions	Value (in mm)			
С	1.270			
C1	5.400			
G	0.550			
X	0.600			
X1	7.750			
Y	1.500			
Y1	2.800			

### **Mechanical Data**

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 (3)
- Weight: 0.15 grams (Approximate)



#### **IMPORTANT NOTICE**

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at <a href="https://www.diodes.com/about/company/terms-and-conditions/important-notice">https://www.diodes.com/about/company/terms-and-conditions/important-notice</a>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2023 Diodes Incorporated. All Rights Reserved.

#### www.diodes.com