

LM9071 Low-Dropout System Voltage Regulator with Delayed Reset

Check for Samples: [LM9071](#)

FEATURES

- Automotive Application Reliability
- 3% Output Voltage Tolerance
- Insensitive to Radiated RFI
- Dropout Voltage Less than 800 mV with 250 mA Output Current
- Externally Programmed Reset Delay Interval
- Thermal Shutdown
- Short Circuit Protection
- Reverse Battery Protection
- Wide Operating Temperature Range -40°C to $+125^{\circ}\text{C}$
- TO-220 and TO-263 Power Surface Mount Power Packages
- Pin for Pin Compatible with the LM2927, L4947 and TLE4260

DESCRIPTION


The LM9071 is a 5V, 250 mA low-dropout voltage regulator. The regulator features an active low delayed reset output flag which can be used to reset a microprocessor system on turn-ON and in the event that the regulator output falls out of regulation for any reason. An external capacitor programs a delay time interval before the reset output can return high.

Designed for automotive application the LM9071 contains a variety of protection features such as reverse battery, over-voltage shutdown, thermal shutdown, input transient protection and a wide operating temperature range.

Design techniques have been employed to allow the regulator to remain operational and not generate false reset signals when subjected to high levels of RF energy (300V/m from 2 MHz to 400 MHz).

Typical Application and Connection Diagrams


(Top View)


Figure 1.


**Figure 2. 5-Lead TO-220 Package
Package Number KC0005A**


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



**Figure 3. 5-Lead TO-220 Package
Package Number NDH0005D**



Tab and Backside metal on all packages internally connected to ground.

**Figure 4. 5-Lead TO-263 Surface Mount Package
Package Number KTT0005B**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

DC Input Voltage	-26V to +40V
Positive Input Transient (t<100 ms)	60V
Negative Input Transient (t<1 ms)	-50V
Reset Output Sink Current	5 mA
Power Dissipation	Internally Limited
Junction Temperature	150°C
ESD Susceptibility ⁽²⁾	12 kV, 2 kV
Lead Temperature (Soldering, 10 seconds)	260°C
Storage Temperature	-50°C to +150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and conditions, see the Electrical Characteristics.
- (2) All pins will survive an ESD impulse of $\pm 2000V$ using the human body model of 100 pF discharged through a 1.5 k Ω resistor. In addition the input voltage pin will withstand ten pulses of ± 12 kV from a 150 pF capacitor discharged through a 560 Ω resistor when bypassed with a 22 nF, 100V capacitor.

Operating Ratings ⁽¹⁾

Input Voltage	6V to 26V
Ambient Temperature	-40°C to +125°C
TO-220 Thermal Resistance, θ_{J-C}	3°C/W
TO-220 Thermal Resistance, θ_{J-A} ⁽²⁾	73°C/W
TO-263 Thermal Resistance, θ_{J-C}	3°C/W
TO-263 Thermal Resistance, θ_{J-A} ⁽³⁾	80°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and conditions, see the Electrical Characteristics.
- (2) Exceeding the Maximum Allowable power dissipation will cause excessive die temperature, and the device will go into thermal shutdown. The θ_{J-A} value for the TO-220 package (still air, no additional heat sink) is 73°C/W. The effective θ_{J-A} value of the TO-220 package can be reduced by using conventional heat sink methods.
- (3) Exceeding the Maximum Allowable power dissipation will cause excessive die temperature, and the device will go into thermal shutdown. The θ_{J-A} value for the TO-263 package (still air, no additional heat sink) is 80°C/W. The effective θ_{J-A} value of the TO-263 package can be reduced by increasing the printed circuit board area that is connected (soldered) to the package tab. Using 1 ounce (1.4 mils thick) copper clad with no solder mask, an area of 0.5 square inches will reduce θ_{J-A} to 50°C/W, an area of 1.0 square inches will reduce θ_{J-A} to 37°C/W, and an area of 1.6 square inches will reduce θ_{J-A} to 32°C/W. If the printed circuit board uses a solder mask, the copper clad area should be increased by at least 50% to maintain a similar θ_{J-A} rating.

Electrical Characteristics ⁽¹⁾

The following specifications apply for $V_{CC} = 6V$ to $26V$, $-40^{\circ}C \leq T_A \leq +125^{\circ}C$, unless otherwise specified. $C_{OUT} = 47\mu F$ with an $ESR < 3\Omega$. $C_{IN} = 1\mu F$.

Symbol	Parameter	Conditions	Min	Max	Units
REGULATOR OUTPUT					
V_{OUT}	Output Voltage	$5\text{ mA} \leq I_{OUT} \leq 250\text{ mA}$	4.85	5.15	V
ΔV_{OUT} Line	Line Regulation	$I_{OUT} = 5\text{ mA}$, $9V \leq V_{IN} \leq 16.5V$		25	mV
		$I_{OUT} = 250\text{ mA}$		50	mV
ΔV_{OUT} Load	Load Regulation	$V_{IN} = 14.4V$, $5\text{ mA} \leq I_{OUT} \leq 250\text{ mA}$		60	mV
I_q	Quiescent Current	$I_{OUT} = 5\text{ mA}$		4	mA
		$I_{OUT} = 250\text{ mA}$, $V_{IN} \geq 8V$		25	mA
		$I_{OUT} = 5\text{ mA}$, $V_{IN} = 5V$		10	mA
		$I_{OUT} = 250\text{ mA}$, $V_{IN} = 6V$		50	mA
V_{do}	Dropout Voltage	$I_{OUT} = 5\text{ mA}$		300	mV
		$I_{OUT} = 250\text{ mA}$		800	mV
I_{sc}	Short Circuit Current	$R_L = 1\Omega$	0.35	1.5	A
PSRR	Ripple Rejection	$V_{IN} = (14V_{DC}) + (1V_{RMS} @ 120Hz)$ $I_{OUT} = 50\text{ mA}$	60		dB
OVthr	Overvoltage Shutdown Threshold		27		V
V_O Transient	V_{OUT} during Transients	V_{IN} Peak $\leq 60V$, $R_L = 100\Omega$, $\tau = 100\text{ ms}$		7	V
V_O Rev Batt	V_{OUT} during Reverse Battery	$V_{IN} = -15V$	-0.8	0.0	V
RESET OUTPUT					
V_{th}	Threshold Voltage	ΔV_{OUT} Required to Generate a Reset Output $4.8V \leq V_{OUT} \leq 5.2V$	-300	-500	mV
V_{low}	Reset Output Low Voltage	$I_{sink} = 1.6\text{ mA}$, $V_{OUT} > 3.2V$		0.4	V
		$1.4V \leq V_{OUT} \leq 3.2V$		0.8	V
V_{high}	Reset Output High Voltage		$0.8 V_{OUT}$		V
t_{DELAY}	Delay Time	$C_{DELAY} = 0.1\mu F$	7.6	35	ms
I_{DELAY}	Charging Current for C_{DELAY}		10	30	μA
R_{pu}	Internal Pull-up Resistance		12	80	k Ω

(1) Datasheet min/max specifications are ensured by design, test, and/or statistical analysis.

Typical Performance Characteristics

($T_A = 25^\circ\text{C}$ unless indicated otherwise)




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

Typical Performance Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless indicated otherwise)




Figure 11.




Figure 12.




Figure 13.




Figure 14.






Figure 15.

Reset Operation and Protection Features



Block Diagram



APPLICATION HINTS

The LM9071 voltage regulator has been optimized for use in microprocessor based automotive systems. Several unique design features have been incorporated to address many FMEA (Failure Mode Effects Analysis) concerns for fail-safe system performance.

FAULT TOLERANT FEATURES

While not specifically ensured due to production testing limitations, the LM9071 has been tested and shown to continue to provide a regulated output and, not generate an erroneous system reset signal while subjected to high levels of RF electric field energy (up to 300 V/m signal strength over a 2 MHz to 400 MHz frequency range). This is very important in vehicle safety related applications where the system must continue to operate normally. To maintain this immunity to RFI the output bypass capacitor is important (47 μ F is recommended).

An output bypass capacitor of at least 10 μF is required for stability (47 μF is recommended). The ESR of this capacitor should be less than 3 Ω . An input capacitor of 1 μF or larger is recommended to improve line transient and noise performance.

Conventional load dump protection is built in to withstand up to +60V and –50V transients. Protection against reverse polarity battery connections is also built in. With a reversed battery connection the output of the LM9071 will not go more negative than one diode drop below ground. This will prevent damage to any of the 5V load circuits.

RESET FLAG

Excessive loading of the output to the point where the output voltage drops by 300 mV to 500 mV will signal a reset flag to the micro. This will warn of a V_{CC} supply that may produce unpredictable operation of the system. On power-up and recovery from a fault condition the delay capacitor is used to hold the micro in a reset condition for a programmable time interval to allow the system operating voltages and clock to stabilize before executing code. The delay time interval can be estimated by the following equation:

$$t_{\text{DELAY}} = \frac{3.8\text{V} \times C_{\text{DELAY}}}{20 \mu\text{A}} \quad (1)$$

INPUT STABILITY

Low dropout voltage regulators which utilize a PNP power transistor usually exhibit a large increase in current when in dropout ($V_{\text{IN}} < 5.5\text{V}$). This increase is caused by the saturation characteristics (β reduction) of the PNP transistor. To significantly minimize this increase in current the LM9071 detects when the PNP enters saturation and reduces the operating current.

This reduction in input current can create a stability problem in applications with higher load current (> 100 mA) where the input voltage is applied through a long length of wire, which in effect adds a significant amount of inductance in series with the input. The drop in input current may create a positive input voltage transient which may take the PNP out of saturation. If the input voltage is held constant at the threshold where the PNP is going in and out of saturation, an oscillation may be created.

This is only observed where a large series inductance is present in the input supply line and when the rise and fall time of the input supply is very slow. If the application and removal of the input voltage changes at a rate greater than 500 mV/ μs it will move through the dropout region of the regulator (V_{IN} of 3V to 5.5V) too quickly for an oscillation to be established.

THERMAL MANAGEMENT

The LM9071 is packaged in both a TO-263 surface mount power package and a narrow lead-pitch TO-220 package. To obtain operation over the highest possible load current and input voltage ranges, care must be taken to control the operating temperature of the device. Thermal shutdown protection is built in, with a threshold above 150°C. Conventional heat-sinking techniques can be used with the TO-220 package. When applying the TO-263 package, on board heat-sinking is important to prevent premature thermal shutdown. More copper foil area under the tab of the device will directly improve the operating $\theta_{\text{J-A}}$ of the TO-263 package, which will reduce the junction temperature of the device.

The $\theta_{\text{J-A}}$ value for the TO-263 package (still air, no additional heat sink) is rated at 80°C/W. The effective $\theta_{\text{J-A}}$ value of the TO-263 package can be reduced by increasing the printed circuit board area that is connected (soldered) to the package tab. Using 1 ounce (1.4 mils thick) copper clad with no solder mask, an area of 0.5 square inches will reduce $\theta_{\text{J-A}}$ to 50°C/W, an area of 1.0 square inches will reduce $\theta_{\text{J-A}}$ to 37°C/W, and an area of 1.6 square inches will reduce $\theta_{\text{J-A}}$ to 32°C/W. If the printed circuit board uses a solder mask, the copper clad area under the solder mask should be increased by at least 50% to maintain a similar $\theta_{\text{J-A}}$ rating.

The use of a double sided PC board with soldered filled vias between two planes of copper, as shown in [Figure 16](#), will improve thermal performance while optimizing the PC board surface area required. Using the double sided PC board arrangement shown in [Figure 16](#), with 1 ounce (1.4 mils thick) copper clad with no solder mask and solder filled vias, an area of 0.5 square inches on both sides will reduce $\theta_{\text{J-A}}$ to 43°C/W.






Figure 16. Typical TO-263 PC Board Heatsinking

REVISION HISTORY

Changes from Revision C (April 2013) to Revision D	Page
• Changed layout of National Data Sheet to TI format	8

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM9071S/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LM9071S	
LM9071SX/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LM9071S	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM9071SX/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM9071SX/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM9071S/NOPB	KTT	TO-263	5	45	502	25	8204.2	9.19

KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- △ Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated