

OCTOBER 2006

GENERAL DESCRIPTION

The XRT83SH314 is a fully integrated 14-channel short-haul line interface unit (LIU) that operates from a single 3.3V power supply. Using internal termination, the LIU provides one bill of materials to operate in T1, E1, or J1 mode independently on a per channel basis with minimum external components. The LIU features are programmed through a standard microprocessor interface. EXAR's LIU has patented high impedance circuits that allow the transmitter outputs and receiver inputs to be high impedance when experiencing a power failure or when the LIU is powered off. Key design features within the LIU optimize 1:1 or 1+1 redundancy and non-intrusive monitoring applications to ensure reliability without using relays.


The on-chip clock synthesizer generates T1/E1/J1 clock rates from a selectable external clock frequency and has five output clock references that can be used for external timing (8kHz, 1.544Mhz, 2.048Mhz, nxT1/J1, nxE1).

Additional features include RLOS, a 16-bit LCV counter for each channel, AIS, QRSS/PRBS generation/detection, TAOS, DMO, and diagnostic loopback modes.

REV. 1.0.4

APPLICATIONS

- T1 Digital Cross Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public Switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks
- Integrated Multi-Service Access Platforms (IMAPs)
- Integrated Access Devices (IADs) ٠
- Inverse Multiplexing for ATM (IMA)
- Wireless Base Stations



FEATURES

FIGURE 1. BLOCK DIAGRAM OF THE XRT83SH314

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

- EXAR Experience Our Connectivity. REV. 1.0.4
- Fully integrated 14-Channel short haul transceivers for T1/J1 (1.544MHz) and E1 (2.048MHz) applications.
- T1/E1/J1 short haul and clock rate are per port selectable through software without changing components.
- Internal Impedance matching on both receive and transmit for 75Ω (E1), 100Ω (T1), 110Ω (J1), and 120Ω (E1) applications are per port selectable through software without changing components.
- Power down on a per channel basis with independent receive and transmit selection.
- Five pre-programmed transmit pulse settings for T1 short haul applications per channel.
- User programable Arbitrary Pulse mode
- On-Chip transmit short-circuit protection and limiting protects line drivers from damage on a per channel basis.
- Selectable Crystal-Less digital jitter attenuators (JA) with 32-Bit or 64-Bit FIFO for the receive or transmit path
- On-Chip frequency multiplier generates T1 or E1 master clocks from a variety of external clock sources (8, 16, 56, 64, 128, 256kHz and 1X, 2X, 4X, 8X T1 or E1)
- Driver failure monitor output (DMO) alerts of possible system or external component problems.
- Transmit outputs and receive inputs may be "High" impedance for protection or redundancy applications on a per channel basis.
- Support for automatic protection switching.
- 1:1 and 1+1 protection without relays.
- Receive monitor mode handles 0 to 6dB resistive attenuation (flat loss) along with 0 to 6dB cable loss for both T1 and E1.
- Loss of signal (RLOS) according to ITU-T G.775/ETS300233 (E1) and ANSI T1.403 (T1/J1).
- Programmable data stream muting upon RLOS detection.
- On-Chip HDB3/B8ZS encoder/decoder with an internal 16-bit LCV counter for each channel.
- On-Chip digital clock recovery circuit for high input jitter tolerance.
- QRSS/PRBS pattern generator and detection for testing and monitoring.
- Error and bipolar violation insertion and detection.
- Transmit all ones (TAOS) Generators and Detectors
- Supports local analog, remote, digital, and dual loopback modes
- 153mW per channel Power consumption
- Single 3.3V supply operation (3V to 5V I/O tolerant)
- 304-Pin TBGA package
- -40°C to +85°C Temperature Range
- Supports gapped clocks for mapper/multiplexer applications

PRODUCT ORDERING INFORMATION

PRODUCT NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRT83SH314IB	304 Lead TBGA	-40°C to +85°C



PIN OUT OF THE XRT83SH314

	A	В	ပ	D	ш	ш	G	Т	۲	¥	L	Μ	z	Р	н	T	n	>	×	۲	AA	AB	AC
-	TDI	TCK	RGND_5	RRING_5	RTIP_5	RVDD_4	RTIP_4	RRING_4	RGND_4	NC	NC	RGND_3	RRING_3	RTIP_3	RVDD_3	RTIP_2	RRING_2	RGND_2	RRING_1	RTIP_1	NC	RLOS	NC
2	ICT	DGND_DRV	TRING_5	TVDD_5	RVDD_5	RCLK_5	RCLK_4	TRING_4	DVDD_3_4_5	NC	0GND_PREAGND_BIASDGND_3_4_5	TRING_3	TVDD_3	RCLK_3	RCLK_2	RVDD_2	TRING_2	DVDD_1_2	RGND_1	RVDD_1	RCLK_1	UPCLK	DVDD_DRV
3	TCLK_5	INT	DVDD_PRE	тро	TTIP_5	RNEG_5	RNEG_4	TTIP_4	TVDD_4	טאס_סמע	AGND_BIAS	TTIP_3	RNEG_3	RNEG_2	TTIP_2	TVDD_2	DGND_DRV	TRING_1	TTIP_1	RNEG_1	RDY_TA	D[6]	D[5]
4	MCLKE1xN	TPOS_4	TPOS_5	TEST	TMS	TGND_5	RPOS_5	RPOS_4	TGND_4		DGND_PRE	TGND_3	RPOS_3	RPOS_2	TGND_2	DGND_1_2		TGND_1	RPOS_1	OMD	[1]D	D[2]	D[1]
5	ACLKOUT_E1	TCLK_4	TNEG_4	TNEG_5																DVDD_PRE	D[4]	[0]a	TCLK_1
9	MCLKIN	TCLK_3	TNEG_3	TPOS_3																D[3]	TPOS_1	TPOS_2	TCLK_2
2		TPOS_6	TNEG_6	TCLK_6																TNEG_1	TNEG_2	TNEG_0	TCLK_0
ω	RVDD_6 N	MCLKT1×N	GNDPLL_21	EIGHT_KHZ																TPOS_0	DGND_DRV	DGND_PRE	GNDPLL_11
6	RTIP_6	RCLK_6	GNDPLL_22GNDPLL_21	טאם_סמעם																RPOS_13 TGND_13 DGND_13_0 TGND_0 RPOS_0 GNDPLL_12	RCLK_0	RVDD_0	RTIP_0
10	RRING_6	TVDD_6	RNEG_6	RPOS_6																RPOS_0	RNEG_0	TVDD_0	RGND_0RRING_0
11	RGND_6	TRING_6	TTIP_6	TGND_6								I VIEV								DTGND_0	0_TTIP_0	TRING_0	RGND_0
12	RGND_7	TRING_7	DGND_6_7	DVDD_6_7								BOTTOM VIEW								DGND_13_0	DVDD_13_0	TRING_13	RGND_13
13	RRING_7	TVDD_7	TTIP_7	TGND_7								Ш								TGND_13	TTIP_13	TVDD_13	RTIP_13 RRING_13
14	RTIP_7	RCLK_7	RNEG_7	RPOS_7																RPOS_13	RNEG_13	RCLK_13	RTIP_13
15	RVDD_7	VDDPLL_21	/DDPLL_22	DGND_PRE																RXTSEL	DVDD_UP RNEG_13	DGND_UP	RVDD_13
16	DGND_DRV	TCLK_7	TNEG_7 V	TCLK_10 D																TCLK_13	טאם_סטע	TPOS_11TPOS_13VDDPLL_121	.K_11 TNEG_13 VDDPLL_11
17	TPOS_7	NEG_10	TCLK_9	TPOS_9																TCLK_12	S_12TNEG_11	POS_13/	NEG_131
18	TPOS_10	TNEG_9 TNEG_10	TNEG_8	RD_DS																A[7] T	TPOS_12T	rPOS_11T	rcLK_11T
19	TCLK_8	TPOS_8	. SP_ALE	CS2																A[1]	A[6] T	RXOFF 1	TNEG_12TCI
20	WR_RW	<u>cs5</u>	CS3	DVDD_PRE	A[9]	TGND_8	RPOS_8	RPOS_9	TGND_9	NC	DGND_PRE	TGND_10	RPOS_10	RPOS_11	TGND_11	TRING_11	0GND_11_12	TGND_12	RPOS_12	DVDD_PRE	A[2]	A[5]	TXOFF
21	CS4	<u>CS1</u>	DVDD_DRV	ATP_TIP	TVDD_8	TTIP_8	RNEG_8	RNEG_9	TTIP_9	ATP_RING	DGND_DRV	TTIP_10	RNEG_10	RNEG_11	TTIP_11	TVDD_11	0\00_0R\000_11_120GND_11_12	TVDD_12	TTIP_12	RNEG_12	UPTS0	A[3]	A[4]
22	cs	RESET	A[8]	TRING_8	RVDD_8	RCLK_8	RCLK_9	TVDD_9	TRING_9	NC	NC	TRING_10	TVDD_10	RCLK_10	RCLK_11	RVDD_11	שאמ_מטעם	TRING_12	RGND_12	RCLK_12	NC	UPTS1	A[0]
23	A[10]	NC	RGND_8	RRING_8	RTIP_8	RVDD_9	RTIP_9	RRING_9	RGND_9	0VDD_8_9_10	0GND_8_9_10	RGND_10	RRING_10	RTIP_10	RVDD_10	RTIP_11	RRING_11	RGND_11	RRING_12	RTIP_12	RVDD_12	DGND_DRV	UPTS2



TABLE OF CONTENTS

GENERAL DESCRIPTION	.1
APPLICATIONS	1
FIGURE 1. BLOCK DIAGRAM OF THE XRT83SH314	
FEATURES	1
Product Ordering Information	2
Pin Out of the XRT83SH314	
TABLE OF CONTENTS	
PIN DESCRIPTIONS (BY FUNCTION)	
MICROPROCESSOR	
RECEIVER SECTION	
TRANSMITTER SECTION	
CONTROL FUNCTION	
CLOCK SECTION	-
JTAG SECTION	
Power and Ground	
NO CONNECTS	
1.0 CLOCK SYNTHESIZER	14
TABLE 1: INPUT CLOCK SOURCE SELECT	
Figure 2. Simplified Block Diagram of the Clock Synthesizer	
1.1 ALL T1/E1 MODE	
2.0 RECEIVE PATH LINE INTERFACE	
Figure 3. Simplified Block Diagram of the Receive Path	
2.1 LINE TERMINATION (RTIP/RRING)	
2.1.1 CASE 1: INTERNAL TERMINATION	
Table 2: Selecting the Internal Impedance	
FIGURE 4. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION	
2.1.2 CASE 2: INTERNAL TERMINATION WITH ONE EXTERNAL FIXED RESISTOR FOR ALL MODES	
TABLE 3: Selecting the Value of the External Fixed Resistor	
FIGURE 5. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR	
2.2 CLOCK AND DATA RECOVERY Figure 6. Receive Data Updated on the Rising Edge of RCLK	
FIGURE 7. RECEIVE DATA UPDATED ON THE FISING EDGE OF ROLK	
TABLE 4: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG	
2.2.1 RECEIVE SENSITIVITY	
FIGURE 8. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY	
2.2.2 INTERFERENCE MARGIN	
FIGURE 9. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN	
2.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION	20
FIGURE 10. INTERRUPT GENERATION PROCESS BLOCK	
FIGURE 11. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1	
TABLE 5: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1	
2.3 JITTER ATTENUATOR	
2.4 HDB3/B8ZS DECODER	
2.5 RPOS/RNEG/RCLK	
Figure 12. Single Rail Mode With a Fixed Repeating "0011" Pattern	
Figure 13. Dual Rail Mode With a Fixed Repeating "0011" Pattern 2.6 RXMUTE (RECEIVER LOS WITH DATA MUTING)	
2.0 RAMOTE (RECEIVER LOS WITH DATA MOTING) Figure 14. Simplified Block Diagram of the RxMUTE Function	
3.0 TRANSMIT PATH LINE INTERFACE	
Figure 15. Simplified Block Diagram of the Transmit Path	
3.1 TCLK/TPOS/TNEG DIGITAL INPUTS	
Figure 16. Transmit Data Sampled on Falling Edge of TCLK	
Figure 17. Transmit Data Sampled on Falling Edge of TOLK	
TABLE 6: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG	-
3.2 HDB3/B8ZS ENCODER	
TABLE 7: EXAMPLES OF HDB3 ENCODING	-
TABLE 8: EXAMPLES OF B8ZS ENCODING	
3.3 JITTER ATTENUATOR	27
TABLE 9: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS	
3.4 TAOS (TRANSMIT ALL ONES)	27



27 28
28
28
29
29
30
30
30
30
35
20
39
39
 39 39
39 39 40
39 39 40 40 40 40 40 40 40 40 40 41 42 42 42
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 43
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 43 44
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47 48
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47 48 49
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47 48 49 49
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47 48 49 50
39 39 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47 48 49 50 51
39 39 40 40 40 40 40 40 41 42 42 42 42 42 42 42 42 42 43 44 45 46 47 48 49 50

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Figure 53. INTRINSIC JITTER - TAX. VALUE MEASURED .023UIPP	59 59 59 60 60 60 61 61 61 61 61 62 63 41 64 65 65 65 67 67 67 68
 4.8.3 JITTER TRANSFER CURVE FIGURE 55. TEST CIRCUIT FOR JITTER TRANSFER CURVE 5.0 MICROPROCESSOR INTERFACE BLOCK TABLE 14: SELECTING THE MICROPROCESSOR INTERFACE MODE FIGURE 56. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK. 5.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS TABLE 15: KIT84/SH314S MICROPROCESSOR INTERFACE SIGNALS COMMON TO BOTH INTEL AND MOTOROLA MODES. TABLE 16: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS COMMON TO BOTH INTEL AND MOTOROLA MODES. TABLE 17: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS. 5.2 INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS) FOURE 57. INTEL µP INTERFACE TIMING DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS NOT TIED 'HIC TABLE 18: INTEL µP INTERFACE TIMING SPECIFICATIONS. FIGURE 58. INTEL µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WITH ALE HIGH. TABLE 19: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS. 5.3 MPC36X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) FIGURE 59. MOTOROLA MPC86X JP INTERFACE TIMING SPECIFICATIONS. 5.3 MPC36X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) FIGURE 59. MOTOROLA MPC86X JP INTERFACE TIMING SPECIFICATIONS. 5.4 MC70ROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS. 5.5 MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS. 6.6 REGISTER DESCRIPTIONS 6.1 REGISTER DESCRIPTIONS 6.1 REGISTER DESCRIPTIONS 6.2 DETAIL BIT DESCRIPTIONS 6.2 DETAIL BIT DESCRIPTIONS 7 ABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) 7 ABLE 24: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) 7 ABLE 24: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) 7 ABLE 24: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) 7 ABLE 25: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) 7 ABLE 24: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) 7 ABLE 25: MICROP	59 59 60 60 60 61 61 61 61 61 62 63 47 64 65 65 65 67 67 67 68
Figure 55. Test Circuit FOR Jitten TRANSFER CURVE	59 60 60 60 61 61 61 61 61 62 63 47 64 65 65 65 65 67 67 67 68
5.0 MICROPROCESSOR INTERFACE BLOCK TABLE 14: SELECTING THE MICROPROCESSOR INTERFACE MODE Figure 56. Simplified BLock Diagram of the Microprocessor Interface BLock 5.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS TABLE 15: XRTB4SH3145 Microprocessor INTERFACE Signals. TABLE 16: INTEL MODE: Microprocessor INTERFACE Signals. TABLE 17: MotroRoLA Mode: Microprocessor INTERFACE Signals. 5.2 INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS) Figure 57. INTEL µP INTERFACE TIMING Programmed I/O Read and White OPERAtions When ALE Is Not Tied HIG TABLE 19: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS Figure 58. INTEL µP INTERFACE TIMING PROGRAMMED I/O Read and Write OPERAtions With ALE HIGH. TABLE 19: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 5.3 MPC86X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) Figure 59. MOTOROLA MPC86X µP INTERFACE SIGNALS DURING PROGRAMMED I/O Read and Write OPERAtions 5.3 MPC86X MODE PROGRAMMED VIO ACCESS (SYNCHRONOUS) Figure 59. MOTOROLA MPC86X µP INTERFACE SIGNALS DURING PROGRAMMED I/O Read and Write OPERAtions TABLE 20: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS TABLE 21: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR]7.0]) TABLE 22: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 22: MICROPROCESSOR REG	60 60 60 61 61 61 62 63 47 63 64 65 65 65 67 67 67 68
 TABLE 14: SELECTING THE MICROPROCESSOR INTERFACE MODE	60 60 61 61 61 62 63 41 64 65 65 65 67 67 67 68
Figure 56. Simplified BLock Diagram of the MicroProcessor Interface BLock	60 61 61 62 63 H' 64 65 65 65 66 67 68
Figure 56. Simplified BLock Diagram of the MicroProcessor Interface BLock	60 61 61 62 63 H' 64 65 65 65 66 67 68
 5.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS TABLE 15: XRT84SH3145 MICROPROCESSOR INTERFACE SIGNALS COMMON TO BOTH INTEL AND MOTOROLA MODES. TABLE 16: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS. 5.2 INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS) FIGURE 57. INTEL µIP INTERFACE TIMING DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS NOT TIED 'HIG TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 58. INTEL µIP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE HIGH. TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 5.3 MPC66X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) FIGURE 59. MOTOROLA MPC86X µIP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS TABLE 20: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 60. MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 60. MOTOROLA ABC86K µIP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS TABLE 21: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 6.1 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 24: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION. 6.2 DETAIL BIT DESCRIPTIONS 6.4 DEGISTER LISTS TABLE 25: MICROPROCESSOR REGISTER OXOBH BIT DESCRIPTION. TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER OXOBH BIT DESCRIPTION. TABLE 27: MICROPROCESSOR REGISTER OXOBH BIT DESCRIPTION. TABLE 28: MICROPROCESSOR REGISTER OXOBH BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER OXOBH BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER OXOBH BIT D	61 61 62 63 H' 64 64 65 65 65 67 67 68
TABLE 15: XRT84SH314S MICROPROCESSOR INTERFACE SIGNALS COMMON TO BOTH INTEL AND MOTOROLA MODES	
 TABLE 16: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS	
 TABLE 17: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS 5.2 INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS) FIGURE 57. INTEL MCROPROCESSOR INTERFACE TIMING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS NOT TIED 'HIG TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 58. INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 5.3 MPC86X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) FIGURE 59. MOTOROLA MPC86X µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS FIGURE 59. MOTOROLA MPC86X µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS FIGURE 60. MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 60. MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 60. MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 60. REGISTER DESCRIPTIONS 61. REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION. 62. DETAIL BIT DESCRIPTIONS 63.2 DETAIL BIT DESCRIPTIONS 64.3 DETAIL BIT DESCRIPTIONS TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION. 7ABLE 25: MICROPROCESSOR REGISTER OX00H BIT DESCRIPTION. 7ABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION. TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 28: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 20: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 30: MICRO	62 63 H' 64 64 65 65 67 67 68
 5.2 INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS) Figure 57. INTEL µP INTERFACE TIMING DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS NOT TIED 'HIG TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 58. INTEL µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WITH ALE HIGH	H' 64 64 65 65 65 67 67 68
Figure 57. INTEL μP INTERFACE TIMING DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS NOT TIED 'HIG TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS Figure 58. INTEL MP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WITH ALE HIGH	H' 64 64 65 65 67 67 68
TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS	64 65 65 65 67 68
Figure 58. Intel μP Interface Signals During Programmed I/O Read and Write Operations With ALE High	65 65 66 67 67 68
TABLE 19: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 5.3 MPC86X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) FIGURE 59. MOTOROLA MPC86X µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS TABLE 20: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 60. MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS TABLE 21: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 6.0 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION TABLE 25: MICROPROCESSOR REGISTER OX00H BIT DESCRIPTION TABLE 25: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 27: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 30: MICROPROCESSOR R	65 66 67 67 68
5.3 MPC86X MODE PROGRAMMED I/O ACCESS (SYNCHRONOUS) Figure 59. Motorola MPC86X μP Interface Signals During Programmed I/O Read and Write Operations Table 20: Motorola MPC86X Microprocessor Interface Timing Specifications Figure 60. Motorola 68K μP Interface Signals During Programmed I/O Read and Write Operations Table 21: Motorola 68K μP Interface Signals During Programmed I/O Read and Write Operations Table 21: Motorola 68K Microprocessor Interface Timing Specifications 6.0 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS Table 22: Microprocessor Register Address (ADDR[7:0]) Table 23: Microprocessor Register Channel Description Table 24: Microprocessor Register Global Description 6.2 DETAIL BIT DESCRIPTIONS 6.2 DETAIL BIT DESCRIPTIONS Table 25: Microprocessor Register 0x00h Bit Description Table 26: Cable Length Control Table 27: Microprocessor Register 0x01h Bit Description Table 28: Microprocessor Register 0x02h Bit Description Table 29: Microprocessor Register 0x03h Bit Description Table 30: Microprocessor Register 0x05h Bit Description Table 31: Microprocessor Register 0x05h Bit Descr	 66 67 67 68
Figure 59. Motorola MPC86X μP Interface Signals During Programmed I/O Read and Write Operations TABLE 20: Motorola MPC86X Microprocessor Interface Timing Specifications Figure 60. Motorola 68K μP Interface Signals During Programmed I/O Read and Write Operations Table 21: Motorola 68K Microprocessor Interface Timing Specifications 6.0 REGISTER DESCRIPTIONS 6.1 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS Table 22: Microprocessor Register Address (ADDR[7:0]) TABLE 23: Microprocessor Register Channel Description Table 24: Microprocessor Register Guobal Description 6.2 DETAIL BIT DESCRIPTIONS 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: Microprocessor Register 0x00H Bit Description TABLE 26: CABLE Length Control TABLE 27: Microprocessor Register 0x01H Bit Description TABLE 26: CABLE Length Control TABLE 27: Microprocessor Register 0x02H Bit Description TABLE 29: Microprocessor Register 0x02H Bit Description TABLE 29: Microprocessor Register 0x03H Bit Description TABLE 29: Microprocessor Register 0x03H Bit Description TABLE 30: Microprocessor Register 0x04H Bit Description TABLE 31: Microprocessor Register 0x03H Bit Description TABLE 31: Microprocessor Register 0x03H Bit Description TABLE 32: Microprocessor Register 0x	67 67 68
TABLE 20: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS FIGURE 60. MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS TABLE 21: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 6.0 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 25: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER OX00H BIT DESCRIPTION 6.1 REGISTER LENGTH 7 ABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTE	67 68
Figure 60. Motorola 68K μP Interface Signals During Programmed I/O Read and Write Operations Table 21: Motorola 68K Microprocessor Interface Timing Specifications 6.0 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS Table 22: Microprocessor Register Address (ADDR[7:0]) Table 23: Microprocessor Register Channel Description Table 24: Microprocessor Register Global Description 6.2 DETAIL BIT DESCRIPTIONS Table 25: Microprocessor Register 0x00h Bit Description 6.2 DETAIL BIT DESCRIPTIONS Table 26: Cable Length Control Table 27: Microprocessor Register 0x01h Bit Description Table 26: Cable Length Control Table 27: Microprocessor Register 0x01h Bit Description Table 28: Microprocessor Register 0x01h Bit Description Table 29: Microprocessor Register 0x01h Bit Description Table 29: Microprocessor Register 0x01h Bit Description Table 29: Microprocessor Register 0x01h Bit Description Table 30: Microprocessor Register 0x03h Bit Description Table 31: Microprocessor Register 0x04h Bit Description Table 32: Microprocessor Register 0x05h Bit Description	68
TABLE 21: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS 6.0 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION TABLE 25: MICROPROCESSOR REGISTER OX00H BIT DESCRIPTION TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION TABLE 27: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0X03H BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0X03H BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0X03H BIT DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0X03H BIT DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0X05H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0X07H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0X07H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0X06H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0X06H BIT DESCRIPTION TABLE 34: MICROPROCESSOR REGISTER	68
6.0 REGISTER DESCRIPTIONS 6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION. TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION. 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER 0X00H BIT DESCRIPTION. TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 28: MICROPROCESSOR REGISTER 0X01H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0X02H BIT DESCRIPTION. TABLE 30: MICROPROCESSOR REGISTER 0X03H BIT DESCRIPTION. TABLE 30: MICROPROCESSOR REGISTER 0X04H BIT DESCRIPTION. TABLE 31: MICROPROCESSOR REGISTER 0X05H BIT DESCRIPTION. TABLE 33: MICROPROCESSOR REGISTER 0X07H BIT DESCRIPTION. TABLE 33: MICROPROCESSOR REGISTER 0X07H BIT DESCRIPTION. TABLE 32: MICROPROCESSOR REGISTER 0X06H BIT DESCRIPTION. TABLE 34: MICROPROCESSOR REGISTER 0X06H BIT DESCRIPTION.	
6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER 0x00h Bit DESCRIPTION TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 20: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0x03h Bit DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0x04h Bit DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x06h Bit DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06h Bit DESCRIPTION	68
6.1 REGISTER LISTS TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER 0x00h Bit DESCRIPTION TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 20: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0x03h Bit DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0x04h Bit DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x06h Bit DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06h Bit DESCRIPTION	69
TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0]) TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION. TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION. 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER 0x00h Bit DESCRIPTION. TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION. TABLE 28: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0x03h Bit DESCRIPTION. TABLE 30: MICROPROCESSOR REGISTER 0x04h Bit DESCRIPTION. TABLE 31: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION. TABLE 33: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION. TABLE 33: MICROPROCESSOR REGISTER 0x07h Bit DESCRIPTION. TABLE 32: MICROPROCESSOR REGISTER 0x06h Bit DESCRIPTION.	
TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION	
TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION 6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER 0x00h Bit DESCRIPTION TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0x01h Bit DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x02h Bit DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x03h Bit DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0x04h Bit DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x05h Bit DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x07h Bit DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06h Bit DESCRIPTION TABLE 34: MICROPROCESSOR REGISTER 0x08h Bit DESCRIPTION	
6.2 DETAIL BIT DESCRIPTIONS TABLE 25: MICROPROCESSOR REGISTER 0x00H BIT DESCRIPTION. TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0x01H BIT DESCRIPTION. TABLE 28: MICROPROCESSOR REGISTER 0x02H BIT DESCRIPTION. TABLE 29: MICROPROCESSOR REGISTER 0x03H BIT DESCRIPTION. TABLE 30: MICROPROCESSOR REGISTER 0x04H BIT DESCRIPTION. TABLE 31: MICROPROCESSOR REGISTER 0x05H BIT DESCRIPTION. TABLE 33: MICROPROCESSOR REGISTER 0x07H BIT DESCRIPTION. TABLE 33: MICROPROCESSOR REGISTER 0x07H BIT DESCRIPTION. TABLE 32: MICROPROCESSOR REGISTER 0x06H BIT DESCRIPTION. TABLE 34: MICROPROCESSOR REGISTER 0x08H BIT DESCRIPTION.	
TABLE 25: MICROPROCESSOR REGISTER 0x00H BIT DESCRIPTION	
TABLE 26: CABLE LENGTH CONTROL TABLE 27: MICROPROCESSOR REGISTER 0x01h BIT DESCRIPTION TABLE 28: MICROPROCESSOR REGISTER 0x02h BIT DESCRIPTION TABLE 29: MICROPROCESSOR REGISTER 0x03h BIT DESCRIPTION TABLE 30: MICROPROCESSOR REGISTER 0x04h BIT DESCRIPTION TABLE 31: MICROPROCESSOR REGISTER 0x05h BIT DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x05h BIT DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x07h BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06h BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06h BIT DESCRIPTION TABLE 34: MICROPROCESSOR REGISTER 0x08h BIT DESCRIPTION	
TABLE 27: MICROPROCESSOR REGISTER 0x01H BIT DESCRIPTION	
TABLE 28: MICROPROCESSOR REGISTER 0x02H BIT DESCRIPTION	
TABLE 29: MICROPROCESSOR REGISTER 0x03H BIT DESCRIPTION	
TABLE 30: MICROPROCESSOR REGISTER 0x04H BIT DESCRIPTION	
TABLE 31: MICROPROCESSOR REGISTER 0x05H BIT DESCRIPTION TABLE 33: MICROPROCESSOR REGISTER 0x07H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06H BIT DESCRIPTION TABLE 34: MICROPROCESSOR REGISTER 0x08H BIT DESCRIPTION	
TABLE 33: MICROPROCESSOR REGISTER 0x07H BIT DESCRIPTION TABLE 32: MICROPROCESSOR REGISTER 0x06H BIT DESCRIPTION TABLE 34: MICROPROCESSOR REGISTER 0x08H BIT DESCRIPTION	
TABLE 32: MICROPROCESSOR REGISTER 0x06H BIT DESCRIPTION TABLE 34: MICROPROCESSOR REGISTER 0x08H BIT DESCRIPTION	
TABLE 34: MICROPROCESSOR REGISTER 0x08H BIT DESCRIPTION	78
	78
TARLE 25: MICRORROAD REGISTER (V() U. R. DESCRIPTION	
TABLE 33. MICROPHOCESSOR REGISTER 0X09H BIT DESCRIPTION	79
TABLE 36: MICROPROCESSOR REGISTER 0x0AH BIT DESCRIPTION	79
TABLE 37: MICROPROCESSOR REGISTER 0x0BH BIT DESCRIPTION	79
TABLE 38: MICROPROCESSOR REGISTER 0x0CH BIT DESCRIPTION	80
TABLE 39: MICROPROCESSOR REGISTER 0x0DH BIT DESCRIPTION	80
TABLE 40: MICROPROCESSOR REGISTER 0x0EH BIT DESCRIPTION	80
Table 41: Microprocessor Register 0x0Fh Bit Description	
TABLE 42: MICROPROCESSOR REGISTER 0XE0H BIT DESCRIPTION	
TABLE 43: MICROPROCESSOR REGISTER 0XE1H BIT DESCRIPTION	-
TABLE 14: MICROPROCESSOR REGISTER 0XE2H BIT DESCRIPTION	
TABLE 45: MICROPROCESSOR REGISTER 0XE3H BIT DESCRIPTION	
TABLE 46: MICROPROCESSOR REGISTER 0XE4H BIT DESCRIPTION	
TABLE 40. MICHOPROCESSOR REGISTER 0XE4H DI DESCRIPTION	
TABLE 47. MICHOPHOCESSOR REGISTER UXESH BIT DESCRIPTION TABLE 48: MICROPROCESSOR REGISTER 0XE6H BIT DESCRIPTION	-
TABLE 48: MICROPROCESSOR REGISTER UXE6H BIT DESCRIPTION TABLE 49: MICROPROCESSOR REGISTER 0XE7H BIT DESCRIPTION	
TABLE 49: MICROPROCESSOR REGISTER UXE7H BIT DESCRIPTION	
6.2.1 CLOCK SELECT REGISTER	-
Figure 61. Register 0xE9H Sub Registers	
TABLE 51: MICROPROCESSOR REGISTER 0XE9H BIT DESCRIPTION	-
TABLE 52: MICROPROCESSOR REGISTER 0XEAH BIT DESCRIPTION	88
TABLE 53: MICROPROCESSOR REGISTER 0xEBH BIT DESCRIPTION	88 89
TABLE 54: E1 ARBITRARY SELECT	88 89 89





Table 55: Device "ID" Register (0xFEH)	
TABLE 56: MICROPROCESSOR REGISTER 0xFFH BIT DESCRIPTION	
7.0 ELECTRICAL CHARACTERISTICS	
TABLE 57: ABSOLUTE MAXIMUM RATINGS	92
TABLE 58: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS	92
TABLE 59: AC ELECTRICAL CHARACTERISTICS	92
TABLE 60: POWER CONSUMPTION	92
TABLE 61: E1 RECEIVER ELECTRICAL CHARACTERISTICS	93
TABLE 62: T1 RECEIVER ELECTRICAL CHARACTERISTICS	
TABLE 63: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS	
TABLE 64: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS	95
Ordering Information	
PACKAGE DIMENSIONS (DIE DOWN)	96
Revision History	

PIN DESCRIPTIONS (BY FUNCTION)

MICROPROCESSOR

Nаме	ΡιΝ	Түре	DESCRIPTION
CS	A22	I	Chip Select Input Active low signal. This signal enables the microprocessor interface by pulling chip select "Low". The microprocessor interface is disabled when the chip select signal returns "High".
ALE_TS	C19	I	Address Latch Enable Input (Transfer Start) See the Microprocessor section of this datasheet for a description.
WR_R/W	A20	I	Write Strobe Input (Read/Write) See the Microprocessor section of this datasheet for a description.
RD_WE	D18	I	Read Strobe Input (Write Enable) See the Microprocessor section of this datasheet for a description.
RDY_TA	AA3	0	Ready Output (Transfer Acknowledge) See the Microprocessor section of this datasheet for a description.
ĪNT	B3	0	 Interrupt Output Active low signal. This signal is asserted "Low" when a change in alarm status occurs. Once the status registers have been read, the interrupt pin will return "High". GIE (Global Interrupt Enable) must be set "High" in the appropriate global register to enable interrupt generation. Note: This pin is an open-drain output that requires an external 10KΩ pull-up resistor.
μPCLK	AB2	I	Micro Processor Clock Input In a synchronous microprocessor interface, μ PCLK is used as the internal tim- ing reference for programming the LIU.
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0	A23 E20 C22 Y18 AA19 AB20 AC21 AB21 AA20 Y19 AC22	1	Address Bus Input ADDR[10:8] is used as a chip select decoder. The LIU has 5 chip select output pins for enabling up to 5 additional devices for accessing internal registers. The LIU has the option to select itself (master device), up to 5 additional devices, or all 6 devices simultaneously by setting the ADDR[10:8] pins speci- fied below. ADDR[7:0] is a direct address bus for permitting access to the internal registers. ADDR[10:8] 000 = Master Device 001 = Chip Select Output 1 (Pin B21) 010 = Chip Select Output 2 (Pin D19) 011 = Chip Select Output 3 (Pin C20) 100 = Chip Select Output 4 (Pin A21) 101 = Chip Select Output 5 (Pin B20) 110 = Reserved 111 = All Chip Selects Active Including the Master Device





MICROPROCESSOR

NAME	Pin	Түре	DESCRIPTION
DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0	AA4 AB3 AC3 AA5 Y6 AB4 AC4 AB5	I/O	Bi-directional Data Bus DATA[7:0] is a bi-directional data bus used for read and write operations.
μPTS2 μPTS1 μPTS0	AC23 AB22 AA21	I	Microprocessor Type Select Input μPTS[2:0] are used to select the microprocessor type interface. 000 = Intel 68HC11, 8051, 80C188 (Asynchronous) 001 = Motorola 68K (Asynchronous) 111 = Motorola MPC8260, MPC860 Power PC (Synchronous)
Reset	B22	I	Hardware Reset Input Active low signal. When this pin is pulled "Low" for more than 10μ S, the inter- nal registers are set to their default state. See the register description for the default values. Note: Internally pulled "High" with a 50K Ω resistor.
CS5 CS4 CS3 CS2 CS1	B20 A21 C20 D19 B21	0	Chip Select Output The XRT83SH314 can be used to provide the necessary chip selects for up to 5 additional devices by using the 3 MSBs ADDR[10:8] from the 11-Bit address bus. The LIU allows up to 84-channel applications with only using one chip select. See the ADDR[10:0] definition in the pin description.

RECEIVER SECTION

ΝΑΜΕ	ΡιΝ	Түре	DESCRIPTION
RxON	AB19	I	Receive On/Off Input Upon power up, the receivers are powered off. Turning the receivers On or Off can be selected through the microprocessor interface by programming the appropriate channel register if the hardware pin is pulled "High". If the hard- ware pin is pulled "Low", all channels are automatically turned off. <i>Note:</i> Internally pulled "Low" with a 50KΩ resistor.
RxTSEL	Y15	Ι	Receive Termination Control Upon power up, the receivers are in "High" impedance. Switching to internal termination can be selected through the microprocessor interface by programming the appropriate channel register. However, to switch control to the hardware pin, RxTCNTL must be programmed to "1" in the appropriate global register. Once control has been granted to the hardware pin, it must be pulled "High" to switch to internal termination. <i>Note: Internally pulled "Low" with a 50k resistor.</i>

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

RECEIVER SECTION

NAME	ΡιΝ	Түре	DESCRIPTION
RLOS	AB1	Ο	 Receive Loss of Signal (Global Pin for All 14-Channels) When a receive loss of signal occurs for any one of the 14-channels according to ITU-T G.775, the RLOS pin will go "High" for a minimum of one RCLK cycle. RLOS will remain "High" until the loss of signal condition clears. See the Receive Loss of Signal section of this datasheet for more details. Note: This pin is for redundancy applications to initiate an automatic switch to the backup card. For individual channel RLOS, see the register map.
RCLK13 RCLK12 RCLK11 RCLK10 RCLK9 RCLK8 RCLK7 RCLK6 RCLK5 RCLK4 RCLK3 RCLK2 RCLK1 RCLK1 RCLK0	AB14 Y22 R22 P22 G22 F22 B14 B9 F2 G2 F2 G2 P2 R2 AA2 AA9	0	Receive Clock Output RCLK is the recovered clock from the incoming data stream. If the incoming signal is absent or RxON is pulled "Low", RCLK maintains its timing by using an internal master clock as its reference. RPOS/RNEG data can be updated on either edge of RCLK selected by RCLKE in the appropriate global register. <i>Note:</i> RCLKE is a global setting that applies to all 14 channels.
RPOS13 RPOS12 RPOS11 RPOS10 RPOS9 RPOS8 RPOS7 RPOS6 RPOS5 RPOS4 RPOS3 RPOS2 RPOS1 RPOS0	Y14 W20 P20 N20 G20 D14 D10 G4 H4 N4 P4 W4 Y10	0	RPOS/RDATA Output Receive digital output pin. In dual rail mode, this pin is the receive positive data output. In single rail mode, this pin is the receive non-return to zero (NRZ) data output.





XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

RECEIVER SECTION

ΝΑΜΕ	Pin	Түре	DESCRIPTION
RNEG13	AA14	0	RNEG/LCV_OF Output
RNEG12	Y21		In dual rail mode, this pin is the receive negative data output. In single rail
RNEG11	P21		mode, this pin is a Line Code Violation / Counter Overflow indicator. If LCV is
RNEG10	N21		selected by programming the appropriate global register and if a line code vio-
RNEG9	H21		lation, a bi-polar violation, or excessive zeros occur, the LCV pin will pull "High" for a minimum of one RCLK cycle. LCV will remain "High" until there are no
RNEG8	G21		more violations. However, if OF is selected the LCV pin will pull "High" if the
RNEG7	C14		internal LCV counter is saturated. The LCV pin will remain "High" until the LCV
RNEG6	C10		counter is reset.
RNEG5	F3		
RNEG4	G3		
RNEG3	N3		
RNEG2	P3		
RNEG1	Y3		
RNEG0	AA10		
RTIP13	AC14	I	Receive Differential Tip Input
RTIP12	Y23		RTIP is the positive differential input from the line interface. Along with the
RTIP11	T23		RRING signal, these pins should be coupled to a 1:1 transformer for proper
RTIP10	P23		operation.
RTIP9	G23		
RTIP8	E23		
RTIP7	A14		
RTIP6	A9		
RTIP5	E1		
RTIP4	G1		
RTIP3	P1		
RTIP2	T1		
RTIP1	Y1		
RTIP0	AC9		
RRING13	AC13		Receive Differential Ring Input
RRING12	W23		RRING is the negative differential input from the line interface. Along with the
RRING11	U23		RTIP signal, these pins should be coupled to a 1:1 transformer for proper oper-
RRING10	N23		ation.
RRING9	H23		
RRING8	D23		
RRING7	A13		
RRING6	A10		
RRING5	D1		
RRING4	H1		
RRING3	N1		
RRING2	U1		
RRING1	W1		
RRING0	AC10		

XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



TRANSMITTER SECTION

ΝΑΜΕ	Pin	Түре	DESCRIPTION
TxON	AC20	Ι	 Transmit On/Off Input Upon power up, the transmitters are powered off. Turning the transmitters On or Off is selected through the microprocessor interface by programming the appropriate channel register if this pin is pulled "High". If the TxON pin is pulled "Low", all 14 transmitters are powered off. Notes: TxON is ideal for redundancy applications. See the Redundancy Applications Section of this datasheet for more details. Internally pulled "Low" with a 50KΩ resistor.
DMO	¥4	Ο	 Digital Monitor Output (Global Pin for All 14-Channels) When no transmit output pulse is detected for more than 128 TCLK cycles on one of the 14-channels, the DMO pin will go "High" for a minimum of one TCLK cycle. DMO will remain "High" until the transmitter sends a valid pulse. Note: This pin is for redundancy applications to initiate an automatic switch to the backup card. For individual channel DMO, see the register map.
TCLK13 TCLK12 TCLK11 TCLK0 TCLK9 TCLK8 TCLK7 TCLK6 TCLK5 TCLK4 TCLK3 TCLK2 TCLK1 TCLK1 TCLK0	Y16 Y17 AC18 D16 C17 A19 B16 D7 A3 B5 B6 AC6 AC5 AC7	Ι	Transmit Clock Input TCLK is the input facility clock used to sample the incoming TPOS/TNEG data. If TCLK is absent, pulled "Low", or pulled "High", the transmitter outputs at TTIP/TRING can be selected to send an all "ones" or an all" zero" signal by programming TCLKCNL in the appropriate global register. plobal register. Notes: 1. TCLKE is a global setting that applies to all 14 channels. 2. Internally pulled "Low" with a 50kΩ resistor.
TPOS13 TPOS12 TPOS11 TPOS10 TPOS9 TPOS8 TPOS7 TPOS6 TPOS5 TPOS4 TPOS3 TPOS2 TPOS1 TPOS0	AB17 AA18 AB18 A18 D17 B19 A17 B7 C4 B4 D6 AB6 AB6 AA6 Y8	Ι	TPOS/TDATA Input Transmit digital input pin. In dual rail mode, this pin is the transmit positive data input. In single rail mode, this pin is the transmit non-return to zero (NRZ) data input. Note: Internally pulled "Low" with a 50KΩ resistor.



TRANSMITTER SECTION

NAME	ΡιΝ	Түре	DESCRIPTION		
TNEG13	AC17	I	Transmit Negative Data Input		
TNEG12	AC19		In dual rail mode, this pin is the transmit negative data input. In single rail		
TNEG11	AA17		mode, this pin can be left unconnected.		
TNEG10	B17		Note: Internally pulled "Low" with a 50K Ω resistor.		
TNEG9	B18				
TNEG8	C18				
TNEG7	C16				
TNEG6	C7				
TNEG5	D5				
TNEG4	C5				
TNEG3	C6				
TNEG2	AA7				
TNEG1	Y7				
TNEG0	AB7				
TTIP13	AA13	0	Transmit Differential Tip Output		
TTIP12	W21		TTIP is the positive differential output to the line interface. Along with the		
TTIP11	R21		TRING signal, these pins should be coupled to a 1:2 step up transformer for		
TTIP10	M21		proper operation.		
TTIP9	J21				
TTIP8	F21				
TTIP7	C13				
TTIP6	C11				
TTIP5	E3				
TTIP4	H3				
TTIP3	M3				
TTIP2	R3				
TTIP1	W3				
TTIP0	AA11				
TRING13	AB12	0	Transmit Differential Ring Output		
TRING12	V22		TRING is the negative differential output to the line interface. Along with the		
TRING11	T20		TTIP signal, these pins should be coupled to a 1:2 step up transformer for		
TRING10	M22		proper operation.		
TRING9	J22				
TRING8	D22				
TRING7	B12				
TRING6	B11				
TRING5	C2				
TRING4	H2				
TRING3	M2				
TRING2	U2				
TRING1	V3				
TRING0	AB11				

XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



CONTROL FUNCTION

NAME	ΡιΝ	Түре	DESCRIPTION
TEST	D4	I	Factory Test Mode For normal operation, the TEST pin should be tied to ground. Note: Internally pulled "Low" with a 50k Ω resistor.
ĪCT	A2	I	In Circuit Testing When this pin is tied "Low", all output pins are forced to "High" impedance for in circuit testing. Note: Internally pulled "High" with a 50K Ω resistor.

CLOCK SECTION

ΝΑΜΕ	Pin	Түре	DESCRIPTION	
MCLKin	A6	I	Master Clock Input The master clock input can accept a wide range of inputs that can be used to generate T1 or E1 clock rates on a per channel basis. See the register map for details.	
8kHzOUT	D8	0	8kHz Output Clock	
MCLKE1out	A5	0	2.048MHz Output Clock	
MCLKE1Nout	A4	0	2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz Output Clock See the register map for programming details.	
MCLKT1out	A7	0	1.544MHz Output Clock	
MCLKT1Nout	B8	0	1.544MHz, 3.088MHz, 6.176MHz, or 12.352MHz Output Clock See the register map for programming details.	

JTAG SECTION

ΝΑΜΕ	Pin	Түре	DESCRIPTION
ATP_TIP ATP_RING	D21 K21	I/O	Analog Test Pin_TIP Analog Test Pin_RING These pins are used to check continuity of the Transmit and Receive TIP and RING connections on the assembled board. See SEE"ANALOG BOARD CONTINUITY CHECK" ON PAGE 40. for more detailed description.
TMS	E4	I	Test Mode Select This pin is used as the input mode select for the boundary scan chain.
TCK	B1	I	Test Clock Input This pin is used as the input clock source for the boundary scan chain.



JTAG SECTION

Nаме	ΡιΝ	Түре	DESCRIPTION	
TDI	A1	I	Test Data In This pin is used as the input data pin for the boundary scan chain.	
TDO	D3	0	Test Data Out This pin is used as the output data pin for the boundary scan chain.	

POWER AND GROUND

ΝΑΜΕ	Pin	Түре	DESCRIPTION
TVDD13	AB13	PWR	Transmit Analog Power Supply (3.3V ±5%)
TVDD12	V21		TVDD can be shared with DVDD. However, it is recommended that TVDD be
TVDD11	T21		isolated from the analog power supply RVDD. For best results, use an internal
TVDD10	N22		power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground
TVDD9	H22		through an external 0.1μ F capacitor.
TVDD8	E21		through an external e. The capacitor.
TVDD7	B13		
TVDD6	B10		
TVDD5	D2		
TVDD4	J3		
TVDD3	N2		
TVDD2	Т3		
TVDD1	U4		
TVDD0	AB10		
RVDD13	AC15	PWR	Receive Analog Power Supply (3.3V ±5%)
RVDD12	AA23		RVDD should not be shared with other power supplies. It is recommended that
RVDD11	T22		RVDD be isolated from the digital power supply DVDD and the analog power
RVDD10	R23		supply TVDD. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power
RVDD9	F23		supply pin should be bypassed to ground through an external 0.1μ F capacitor.
RVDD8	E22		
RVDD7	A15		
RVDD6	A8		
RVDD5	E2		
RVDD4	F1		
RVDD3	R1		
RVDD2	T2		
RVDD1	Y2		
RVDD0	AB9		
DVDD	J2	PWR	Digital Power Supply (3.3V ±5%)
DVDD	V2		DVDD should be isolated from the analog power supplies. For best results,
DVDD	D12		use an internal power plane for isolation. If an internal power plane is not avail-
DVDD	AA12		able, a ferrite bead can be used. Every two DVDD power supply pins should be bypassed to ground through at least one 0.1μ F capacitor.
DVDD	U21		be bypassed to ground through at least one 0.1µF capacitof.
DVDD	K23		

F

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

POWER AND GROUND

Nаме	ΡιΝ	Түре	DESCRIPTION	
DVDD_DRV DVDD_DRV DVDD_DRV DVDD_DRV DVDD_DRV DVDD_DRV DVDD_PRE DVDD_PRE DVDD_PRE DVDD_PRE DVDD_PRE DVDD_PRE	C21 AC2 K3 D9 AA16 U22 C3 Y5 D20 Y20 AA15	PWR	Digital Power Supply (3.3V ±5%) DVDD should be isolated from the analog power supplies. For best results, use an internal power plane for isolation. If an internal power plane is not avail- able, a ferrite bead can be used. Every two DVDD power supply pins should be bypassed to ground through at least one 0.1μ F capacitor.	
AVDD_BIAS AVDD_PLL22 AVDD_PLL21 AVDD_PLL12 AVDD_PLL11	K4 C15 B15 AB16 AC16	PWR	Analog Power Supply (3.3V ±5%) AVDD should be isolated from the digital power supplies. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through at least one 0.1μ F capacitor.	
TGND13 TGND12 TGND11 TGND10 TGND9 TGND8 TGND7 TGND6 TGND5 TGND4 TGND3 TGND2 TGND1 TGND1 TGND0	Y13 V20 R20 J20 F20 D13 D11 F4 J4 M4 R4 V4 Y11	GND	Transmit Analog Ground It's recommended that all ground pins of this device be tied together.	
RGND13 RGND12 RGND11 RGND10 RGND9 RGND8 RGND7 RGND6 RGND5 RGND4 RGND3 RGND2 RGND1 RGND1 RGND0	AC12 W22 V23 M23 J23 C23 A12 A11 C1 J1 M1 V1 V1 W2 AC11	GND	Receive Analog Ground It's recommended that all ground pins of this device be tied together.	






POWER AND GROUND

NAME	ΡιΝ	Түре	DESCRIPTION
DGND	L2	GND	Digital Ground
DGND	T4		It's recommended that all ground pins of this device be tied together.
DGND	C12		
DGND	Y12		
DGND	U20		
DGND	L23		
DGND_DRV	B2	GND	Digital Ground
DGND_DRV	U3		It's recommended that all ground pins of this device be tied together.
DGND_DRV	A16		
DGND_DRV	AA8		
DGND_DRV	L21		
DGND_DRV	AB23		
DGND_PRE	L4		
DGND_PRE	D15		
DGND_PRE	AB8		
DGND_PRE	L20		
DGND_UP	AB15		
AGND_BIAS	L3	GND	Analog Ground
AGND_PLL22	C9		It's recommended that all ground pins of this device be tied together.
AGND_PLL21	C8		
AGND_PLL12	Y9		
AGND_PLL11	AC8		

NO CONNECTS

Nаме	Pin	Түре	DESCRIPTION
NC	K1	NC	No Connect
NC	L1		This pin can be left floating or tied to ground.
NC	AA1		
NC	AC1		
NC	K2		
NC	K20		
NC	K22		
NC	L22		
NC	AA22		
NC	B23		



1.0 CLOCK SYNTHESIZER

In system design, fewer clocks on the network card could reduce noise and interference. Common clock references such as 8kHz are readily available to network designers. Network cards that support both T1 and E1 modes must be able to produce 1.544MHz and 2.048MHz transmission data. The XRT83SH314 has a built in clock synthesizer that requires only one input clock reference by programming CLKSEL[3:0] in the appropriate global register. A list of the input clock options is shown in Table 1.

CLKSEL[3:0]	INPUT CLOCK REFERENCE
0h (0000)	2.048 MHz
1h (0001)	1.544MHz
2h (0010)	8 kHz
3h (0011)	16 kHz
4h (0100)	56 kHz
5h (0101)	64 kHz
6h (0110)	128 kHz
7h (0111)	256 kHz
8h (1000)	4.096 MHz
9h (1001)	3.088 MHz
Ah (1010)	8.192 MHz
Bh (1011)	6.176 MHz
Ch (1100)	16.384 MHz
Dh (1101)	12.352 MHz
Eh (1110)	2.048 MHz
Fh (1111)	1.544 MHz


TABLE 1: INPUT CLOCK SOURCE SELECT

The single input clock reference is used to generate multiple timing references. The first objective of the clock synthesizer is to generate 1.544MHz and 2.048MHz for each of the 14 channels. This allows each channel to operate in either T1 or E1 mode independent from the other channels. The state of the equalizer control bits in the appropriate channel registers determine whether the LIU operates in T1 or E1 mode. The second objective is to generate additional output clock references for system use. The available output clock references are shown in Figure 2.





FIGURE 2. SIMPLIFIED BLOCK DIAGRAM OF THE CLOCK SYNTHESIZER




1.1 ALL T1/E1 Mode

To reduce system noise and power consumption, the XRT83SH314 offers an ALL T1/E1 mode. Since most line card designs are configured to operate in T1 or E1 only, the LIU can be selected to shut off the timing references for the mode not being used by programming the appropriate global register. By default the ALL T1/E1 mode is enabled (ALLT1/E1 bit = "0"). If the LIU is configured for T1, all E1 clock references and the 8kHz reference are shut off internally to the chip. This reduces the amount of internal clocks switching within the LIU, hence reducing noise and power consumption. In E1 mode, the T1 clock references are internally shut off, however the 8kHz reference is available. To disable this feature, the ALLT1/E1 bit must be set to a "1" in the appropriate global register.

2.0 RECEIVE PATH LINE INTERFACE

The receive path of the XRT83SH314 LIU consists of 14 independent T1/E1/J1 receivers. The following section describes the complete receive path from RTIP/RRING inputs to RCLK/RPOS/RNEG outputs. A simplified block diagram of the receive path is shown in Figure 3.

FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH



EXAR Experience Our Connectivity. REV. 1.0.4

2.1 Line Termination (RTIP/RRING)

2.1.1 CASE 1: Internal Termination


The input stage of the receive path accepts standard T1/E1/J1 twisted pair or E1 coaxial cable inputs through RTIP and RRING. The physical interface is optimized by placing the terminating impedance inside the LIU. This allows one bill of materials for all modes of operation reducing the number of external components necessary in system design. The receive termination impedance (along with the transmit impedance) is selected by programming TERSEL[1:0] to match the line impedance. Selecting the internal impedance is shown in Table 2.

TERSEL[1:0]	RECEIVE TERMINATION
0h (00)	100Ω
1h (01)	110Ω
2h (10)	75Ω
3h (11)	120Ω

T	^			
IABLE 2:	SELECTING	THE I	NTERNAL	IMPEDANCE

The XRT83SH314 has the ability to switch the internal termination to "High" impedance by programming RxTSEL in the appropriate channel register. For internal termination, set RxTSEL to "1". By default, RxTSEL is set to "0" ("High" impedance). For redundancy applications, a dedicated hardware pin (RxTSEL) is also available to control the receive termination for all channels simultaneously. This hardware pin takes priority over the register setting if RxTCNTL is set to "1" in the appropriate global register. If RxTCNTL is set to "0", the state of this pin is ignored. See Figure 4 for a typical connection diagram using the internal termination.

FIGURE 4. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION





14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

2.1.2 CASE 2: Internal Termination With One External Fixed Resistor for All Modes

Along with the internal termination, a high precision external fixed resistor can be used to optimize the return loss. This external resistor can be used for all modes of operation ensuring one bill of materials. There are three resistor values that can be used by setting the RxRES[1:0] bits in the appropriate channel register. Selecting the value for the external fixed resistor is shown in Table 3.


RxRES[1:0]	EXTERNAL FIXED RESISTOR
0h (00)	None
1h (01)	240Ω
2h (10)	210Ω
3h (11)	150Ω

TABLE 3: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR

By default, RxRES[1:0] is set to "None" for no external fixed resistor. If an external fixed resistor is used, the XRT83SH314 uses the parallel combination of the external fixed resistor and the internal termination as the input impedance. See **Figure 5** for a typical connection diagram using the external fixed resistor.

Note: Without the external resistor, the XRT83SH314 meets all return loss specifications. This mode was created to add flexibility for optimizing return loss by using a high precision external resistor.

FIGURE 5. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

EXAR Experience Our Connectivity. REV. 1.0.4

2.2 Clock and Data Recovery

The receive clock (RCLK) is recovered by the clock and data recovery circuitry. An internal PLL locks on the incoming data stream and outputs a clock that's in phase with the incoming signal. This allows for multichannel T1/E1/J1 signals to arrive from different timing sources and remain independent. In the absence of an incoming signal, RCLK maintains its timing by using the internal master clock as its reference. The recovered data can be updated on either edge of RCLK. By default, data is updated on the rising edge of RCLK. To update data on the falling edge of RCLK, set RCLKE to "1" in the appropriate global register. Figure 6 is a timing diagram of the receive data updated on the rising edge of RCLK. The timing specifications are shown in Table 4.

FIGURE 6. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK





FIGURE 7. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK



PARAMETER SYMBOL ΜιΝ Түр MAX UNITS **RCLK Duty Cycle** R_{CDU} 45 50 55 % **Receive Data Setup Time** 150 R_{SU} _ ns **Receive Data Hold Time** R_{HO} 150 -_ ns RCLK to Data Delay _ 40 R_{DY} _ ns RCLK Rise Time (10% to 90%) RCLK_R 40 -_ ns with 25pF Loading RCLK Fall Time (90% to 10%) RCLK_F 40 _ _ ns with 25pF Loading


TABLE 4: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG

NOTE: VDD=3.3V ±5%, T_A=25°C, Unless Otherwise Specified

2.2.1 Receive Sensitivity

To meet short haul requirements, the XRT83SH314 can accept T1/E1/J1 signals that have been attenuated by 12dB of flat loss in E1 mode or by 655 feet of cable loss along with 6dB of flat loss in T1 mode. However, the XRT83SH314 can tolerate cable loss and flat loss beyond the industry specifications. The receive sensitivity in the short haul mode is approximately 4,000 feet without experiencing bit errors, LOF, pattern synchronization, etc. Although data integrity is maintained, the RLOS function (if enabled) will report an RLOS condition according to the receiver loss of signal section in this datasheet. The test configuration for measuring the receive sensitivity is shown in Figure 8.









2.2.2 Interference Margin

The interference margin for the XRT83SH314 will be added when the first revision of silicon arrives. The test configuration for measuring the interference margin is shown in Figure 9.




FIGURE 9. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN


2.2.3 General Alarm Detection and Interrupt Generation

The receive path detects RLOS, AIS, QRPD and FLS. These alarms can be individually masked to prevent the alarm from triggering an interrupt. To enable interrupt generation, the Global Interrupt Enable (GIE) bit must be set "High" in the appropriate global register. Any time a change in status occurs (it the alarms are enabled), the interrupt pin will pull "Low" to indicate an alarm has occurred. Once the status registers have been read, the INT pin will return "High". The status registers are Reset Upon Read (RUR). The interrupts are categorized in a hierarchical process block. Figure 10 is a simplified block diagram of the interrupt generation process.



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

FIGURE 10. INTERRUPT GENERATION PROCESS BLOCK




Note: The interrupt pin is an open-drain output that requires a $10k\Omega$ external pull-up resistor.

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

2.2.3.1 RLOS (Receiver Loss of Signal)

In T1 mode, RLOS is declared if an incoming signal has no transitions over a period of 175 ± 75 contiguous pulse intervals. However, the XRT83SH314 LIU has a built in analog RLOS so that the user can be notified when the amplitude of the incoming signal has been attenuated -9dB below the equalizer gain setting. For example: In T1 or E1 short haul mode, the gain setting is 15dB. Once the input reaches an amplitude of -24dB below nominal, the LIU will declare RLOS. The RLOS circuitry clears when the input reaches +3dB relative to where it was declared. This +3dB value is a pre-determined hysteresis so that transients will not cause the RLOS to clear. In E1 mode, RLOS is declared if an incoming signal has no transitions for N consecutive pulse intervals, where $10 \le N \le 255$. According to G.775, no transitions in E1 mode is defined between -9dB and -35dB below nominal. Figure 11 is a simplified block diagram of the analog RLOS function. Table 5 summarizes the analog RLOS values for the different equalizer gain settings.

FIGURE 11. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1



•

TABLE 5: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1

GAIN SETTING	DECLARE	CLEAR
15dB (Short Haul Mode)	-24dB	-21dB
29dB (Monitoring Gain Mode)	-38dB	-35dB

Note: For programming the equalizer gain setting on a per channel basis, see the microprocessor register map for details.

2.2.3.2 EXLOS (Extended Loss of Signal)

By enabling the extended loss of signal by programming the appropriate channel register, the digital RLOS is extended to count 4,096 consecutive zeros before declaring RLOS in T1 and E1 mode. By default, EXLOS is disabled and RLOS operates in normal mode.

2.2.3.3 AIS (Alarm Indication Signal)

The XRT83SH314 adheres to the ITU-T G.775 specification for an all ones pattern. The alarm indication signal is set to "1" if an all ones pattern (at least 99.9% ones density) is present for T, where T is 3ms to 75ms in T1 mode. AIS will clear when the ones density is not met within the same time period T. In E1 mode, the AIS is set to "1" if the incoming signal has 2 or less zeros in a 512-bit window. AIS will clear when the incoming signal has 3 or more zeros in the 512-bit window.





2.2.3.4 FLSD (FIFO Limit Status Detection)

The purpose of the FIFO limit status is to indicate when the Read and Write FIFO pointers are within a predetermined range (over-flow or under-flow indication). The FLSD is set to "1" if the FIFO Read and Write Pointers are within ±3-Bits.

2.2.3.5 LCVD (Line Code Violation Detection)

The LIU contains 14 independent, 16-bit LCV counters. When the counters reach full-scale, they remain saturated at FFFFh until they are reset globally or on a per channel basis. For performance monitoring, the counters can be updated globally or on a per channel basis to place the contents of the counters into holding registers. The LIU uses an indirect address bus to access a counter for a given channel. Once the contents of the counters have been placed in holding registers, they can be individually read out from register 0xE8h 8-bits at a time according to the BYTEsel bit in the appropriate global register. By default, the LSB is in register 0xE8h until the BYTEsel is pulled "High" where upon the MSB will be placed in the register for read back. Once both bytes have been read, the next channel may be selected for read back.

By default, the LVC/OFD will be set to a "1" if the receiver is currently detecting line code violations or excessive zeros for HDB3 (E1 mode) or B8ZS (T1 mode). In AMI mode, the LCVD will be set to a "1" if the receiver is currently detecting bipolar violations or excessive zeros. However, if the LIU is configured to monitor the 16-bit LCV counter by programming the appropriate global register, the LCV/OFD will be set to a "1" if the counter saturates.

2.3 Jitter Attenuator

The jitter attenuator reduces phase and frequency jitter in the recovered clock if it is selected in the receive path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth of 32-bit or 64-bit. If the LIU is used for line synchronization (loop timing systems), the JA should be enabled in the receive path. When the Read and Write pointers of the FIFO are within 2-Bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this condition occurs, the jitter attenuator will not attenuate input jitter until the Read/Write pointer's position is outside the 2-Bit window. In T1 mode, the bandwidth of the JA is always set to 3Hz. In E1 mode, the bandwidth is programmable to either 10Hz or 1.5Hz (1.5Hz automatically selects the 64-Bit FIFO depth). The JA has a clock delay equal to ½ of the FIFO bit depth.

Note: If the LIU is used in a multiplexer/mapper application where stuffing bits are typically removed, the jitter attenuator can be selected in the transmit path to smooth out the gapped clock. See the Transmit Section of this datasheet.

2.4 HDB3/B8ZS Decoder

In single rail mode, RPOS can decode AMI or HDB3/B8ZS signals. For E1 mode, HDB3 is defined as any block of 4 successive zeros replaced with OOOV or BOOV, so that two successive V pulses are of opposite polarity to prevent a DC component. In T1 mode, 8 successive zeros are replaced with OOOVBOVB. If the HDB3/B8ZS decoder is selected, the receive path removes the V and B pulses so that the original data is output to RPOS.



EXAR Experience Our Connectivity. REV. 1.0.4

2.5 RPOS/RNEG/RCLK

The digital output data can be programmed to either single rail or dual rail formats. Figure 12 is a timing diagram of a repeating "0011" pattern in single-rail mode. Figure 13 is a timing diagram of the same fixed pattern in dual rail mode.








FIGURE 13. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN



2.6 RxMUTE (Receiver LOS with Data Muting)

The receive muting function can be selected by setting RxMUTE to "1" in the appropriate global register. If selected, any channel that experiences an RLOS condition will automatically pull RPOS and RNEG "Low" to prevent data chattering. If RLOS does not occur, the RxMUTE will remain inactive until an RLOS on a given channel occurs. The default setting for RxMUTE is "0" which is disabled. A simplified block diagram of the RxMUTE function is shown in Figure 14.








3.0 TRANSMIT PATH LINE INTERFACE

The transmit path of the XRT83SH314 LIU consists of 14 independent T1/E1/J1 transmitters. The following section describes the complete transmit path from TCLK/TPOS/TNEG inputs to TTIP/TRING outputs. A simplified block diagram of the transmit path is shown in Figure 15.


FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH



3.1 TCLK/TPOS/TNEG Digital Inputs

In dual rail mode, TPOS and TNEG are the digital inputs for the transmit path. In single rail mode, TNEG has no function and can be left unconnected. The XRT83SH314 can be programmed to sample the inputs on either edge of TCLK. By default, data is sampled on the falling edge of TCLK. To sample data on the rising edge of TCLK, set TCLKE to "1" in the appropriate global register. Figure 16 is a timing diagram of the transmit input data sampled on the falling edge of TCLK. Figure 17 is a timing diagram of the transmit input data sampled on the rising edge of TCLK. The timing specifications are shown in Table 6.

FIGURE 16. TRANSMIT DATA SAMPLED ON FALLING EDGE OF TCLK



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



FIGURE 17. TRANSMIT DATA SAMPLED ON RISING EDGE OF TCLK




TABLE 6: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG

PARAMETER	SYMBOL	Μιν	Түр	Мах	Units
TCLK Duty Cycle	T _{CDU}	30	50	70	%
Transmit Data Setup Time	T _{SU}	50	-	-	ns
Transmit Data Hold Time	T _{HO}	30	-	-	ns
TCLK Rise Time (10% to 90%)	TCLK _R	-	-	40	ns
TCLK Fall Time (90% to 10%)	TCLK _F	-	-	40	ns

NOTE: VDD=3.3V ±5%, T_A=25°C, Unless Otherwise Specified

3.2 HDB3/B8ZS Encoder

In single rail mode, the LIU can encode the TPOS input signal to AMI or HDB3/B8ZS data. In E1 mode and HDB3 encoding selected, any sequence with four or more consecutive zeros in the input will be replaced with 000V or B00V, where "B" indicates a pulse conforming to the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 encoding is shown in Table 7. In T1 mode and B8ZS encoding selected, an input data sequence with eight or more consecutive zeros will be replaced using the B8ZS encoding rule. An example with Bipolar with 8 Zero Substitution is shown in Table 8.

TABLE 7: EXAMPLES OF HDB3 ENCODING

	NUMBER OF PULSES BEFORE NEXT 4 ZEROS	
Input		0000
HDB3 (Case 1)	Odd	000V
HDB3 (Case 2)	Even	B00V

Case 1	PRECEDING PULSE	NEXT 8 BITS			
Input	+	0000000			
B8ZS		000VB0VB			
AMI Output	+	000+-0-+			
Case 2					
Input	-	0000000			
B8ZS		000VB0VB			
AMI Output	-	000-+0+-			

TABLE 8: EXAMPLES OF B8ZS ENCODING

3.3 Jitter Attenuator

The XRT83SH314 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are typically removed which can leave gaps in the incoming data stream. The jitter attenuator can be selected in the transmit path with a 32-Bit or 64-Bit FIFO that is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width of the 14-Channel LIU is shown in Table 9.


TABLE 9: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS


FIFO DEPTH	Maximum Gap Width
32-Bit	20 UI
64-Bit	50 UI

Note: If the LIU is used in a loop timing system, the jitter attenuator can be selected in the receive path. See the Receive Section of this datasheet.

3.4 TAOS (Transmit All Ones)

The XRT83SH314 has the ability to transmit all ones on a per channel basis by programming the appropriate channel register. This function takes priority over the digital data present on the TPOS/TNEG inputs. For example: If a fixed "0011" pattern is present on TPOS in single rail mode and TAOS is enabled, the transmitter will output all ones. In addition, if digital or dual loopback is selected, the data on the RPOS output will be equal to the data on the TPOS input. Figure 18 is a diagram showing the all ones signal at TTIP and TRING.





3.5 Transmit Diagnostic Features

In addition to TAOS, the XRT83SH314 offers multiple diagnostic features for analyzing network integrity such as ATAOS and QRSS on a per channel basis by programming the appropriate registers. These diagnostic features take priority over the digital data present on TPOS/TNEG inputs. The transmitters will send the diagnostic code to the line and will be maintained in the digital loopback if selected. When the LIU is responsible for sending diagnostic patterns, the LIU is automatically placed in the single rail mode.


14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

EXAR Experience Our Connectivity. REV. 1.0.4

3.5.1 ATAOS (Automatic Transmit All Ones)

If ATAOS is selected by programming the appropriate global register, an AMI all ones signal will be transmitted for each channel that experiences an RLOS condition. If RLOS does not occur, the ATAOS will remain inactive until an RLOS on a given channel occurs. A simplified block diagram of the ATAOS function is shown in Figure 19.





3.5.2 QRSS/PRBS Generation

The XRT83SH314 can transmit a QRSS/PRBS random sequence to a remote location from TTIP/TRING. To select QRSS or PRBS, see the register map for programming details. The polynomial is shown in Table 10.

TABLE 10: RANDOM BIT SEQUENCE POLYNOMIALS

RANDOM PATTERN	T1	E1
QRSS	2 ²⁰ - 1	2 ²⁰ - 1
PRBS	2 ¹⁵ - 1	2 ¹⁵ - 1

3.6 Transmit Pulse Shaper and Filter

If TCLK is not present, pulled "Low", or pulled "High" the transmitter outputs at TTIP/TRING will automatically send an all ones or an all zero signal to the line by programming the appropriate global register. By default, the transmitters will send all zeros. To send all ones, the TCLKCNL bit must be set "High".



3.6.1 T1 Short Haul Line Build Out (LBO)

The short haul transmitter output pulses are generated using a 7-Bit internal DAC (6-Bit plus the MSB sign bit). The line build out can be set to interface to five different ranges of cable attenuation by programming the appropriate channel register. The pulse shape is divided into eight discrete time segments which are set to fixed values to comply with the pulse template. The short haul LBO settings are shown in Table 11.


LBO SETTING EQC[4:0]	RANGE OF CABLE ATTENUATION
08h (01000)	0 - 133 Feet
09h (01001)	133 - 266 Feet
0Ah (01010)	266 - 399 Feet
0Bh (01011)	399 - 533 Feet
0Ch (01100)	533 - 655 Feet

TABLE 1	11: 9	Short	HAUL	LINE	BUILD	Ουτ
---------	-------	-------	------	------	-------	-----

3.6.2 Arbitrary Pulse Generator For T1 and E1

The arbitrary pulse generator divides the pulse into eight individual segments. Each segment is set by a 7-Bit binary word by programming the appropriate channel register. This allows the system designer to set the overshoot, amplitude, and undershoot for a unique line build out. The MSB (bit 7) is a sign-bit. If the sign-bit is set to "0", the segment will move in a positive direction relative to a flat line (zero) condition. If this sign-bit is set to "1", the segment will move in a negative direction relative to a flat line condition. The resolution of the DAC is typically 60mV per LSB. Thus, writing 7-bit = 1111111 will clamp the output at either voltage rail corresponding to a maximum amplitude. A pulse with numbered segments is shown in Figure 20.





Note: By default, the arbitrary segments are programmed to 0x00h. The transmitter outputs will result in an all zero pattern to the line interface.



3.6.3 Setting Registers to select an Aribtrary Pulse

For T1: Address:0x0D hex

For E1: Address: 0xF4 hex, bit D0

To program the transmit output pulse, once the arbitrary pulse has been selected, write the appropriate values into the segment registers in Table 12.

The transmit output pulse is divided into eight individual segments. Segment 1 corresponds to the beginning of the pulse and segment 8 to end the pulse. The value for each segment can be programed individually through a corresponding 8-bit register. In normal operation, i.e., non-arbitrary mode, codes are stored in an internal ROM are used to generate the pulse shape, as shown in Table 12. Typical ROM values are given below in Hex.

LINE DISTANCE	SEGMENT #							
FEET	1	2	3	4	5	6	7	8
0 - 133	24	21	20	20	4C	47	44	42
133 - 266	29	23	22	21	4E	4A	47	43
266 - 399	30	25	24	23	59	40	48	44
399 - 525	34	26	24	23	5F	50	48	44
525 - 655	39	28	25	23	59	50	48	44
E1	2C	2A	2A	00	00	00	00	00

TABLE 12: TYPICAL ROM VALUES

Note: The same register bank (eight registers in total) holds the values for any given line length. In other words, the user can not load all the desired values for all the line lengths into the device at one time. If the line length is changed, a new code must be loaded into the register bank.

3.7 DMO (Digital Monitor Output)

The driver monitor circuit is used to detect transmit driver failures by monitoring the activities at TTIP/TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit inputs. If the transmitter of a channel has no output for more than 128 clock cycles, DMO goes "High" until a valid transmit pulse is detected. If the DMO interrupt is enabled, the change in status of DMO will cause the interrupt pin to go "Low". Once the status register is read, the interrupt pin will return "High" and the status register will be reset (RUR).


3.8 Line Termination (TTIP/TRING)

The output stage of the transmit path generates standard return-to-zero (RZ) signals to the line interface for T1/ E1/J1 twisted pair or E1 coaxial cable. The physical interface is optimized by placing the terminating impedance inside the LIU. This allows one bill of materials for all modes of operation reducing the number of external components necessary in system design. The transmitter outputs only require one DC blocking capacitor of 0.68μ F. For redundancy applications (or simply to tri-state the transmitters), set TxTSEL to a "1" in the appropriate channel register. A typical transmit interface is shown in Figure 21.



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

FIGURE 21. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

4.0 T1/E1 APPLICATIONS

This applications section describes common T1/E1 system considerations along with references to application notes available for reference where applicable.


4.1 Loopback Diagnostics

The XRT83SH314 supports several loopback modes for diagnostic testing. The following section describes the local analog loopback, remote loopback, digital loopback, and dual loopback modes.

4.1.1 Local Analog Loopback

With local analog loopback activated, the transmit output data at TTIP/TRING is internally looped back to the analog inputs at RTIP/RRING. External inputs at RTIP/RRING are ignored while valid transmit output data continues to be sent to the line. A simplified block diagram of local analog loopback is shown in Figure 22.

FIGURE 22. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK




Note: The transmit diagnostic features such as TAOS and QRSS take priority over the transmit input data at TCLK/TPOS/ TNEG.

4.1.2 Remote Loopback

With remote loopback activated, the receive input data at RTIP/RRING is internally looped back to the transmit output data at TTIP/TRING. The remote loopback includes the Receive JA (if enabled). The transmit input data at TCLK/TPOS/TNEG are ignored while valid receive output data continues to be sent to the system. A simplified block diagram of remote loopback is shown in Figure 23.










4.1.3 Digital Loopback

With digital loopback activated, the transmit input data at TCLK/TPOS/TNEG is looped back to the receive output data at RCLK/RPOS/RNEG. The digital loopback mode includes the Transmit JA (if enabled). The receive input data at RTIP/RRING is ignored while valid transmit output data continues to be sent to the line. A simplified block diagram of digital loopback is shown in Figure 24.






4.1.4 Dual Loopback

With dual loopback activated, the remote loopback is combined with the digital loopback. A simplified block diagram of dual loopback is shown in Figure 25.

FIGURE 25. SIMPLIFIED BLOCK DIAGRAM OF DUAL LOOPBACK



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



4.2 84-Channel T1/E1 Multiplexer/Mapper Applications

The XRT83SH314 has the capability of providing the necessary chip selects for multiple 14-channel LIU devices. The LIU is responsible for selecting itself, up to 5 additional LIU devices, or all 6 devices simultaneously for permitting access to internal registers. The state of the chip select output pins is determined by a chip select decoder controlled by the 3 MSBs of the address bus ADDR[10:8]. Only one LIU (Master) requires the ADDR[10:8]. The other 5 LIU devices use the 8 LSBs for the direct address bus ADDR[7:0]. Figure 26 is a simplified block diagram of connecting six 14-channel LIU devices for 84-channel applications. Selection of the chip select outputs using ADDR[10:8] is shown in Table 13.

FIGURE 26. SIMPLIFIED BLOCK DIAGRAM OF AN 84-CHANNEL APPLICATION




TABLE 13: CHIP SELECT AS	SIGNMENTS
--------------------------	-----------

ADDR[10:8]	ACTIVE CHIP SELECT		
0h (000)	Current Device (Master)		
1h (001)	Chip 1		
2h (010)	Chip 2		
3h (011)	Chip 3		
4h (100)	Chip 4		
5h (101)	Chip 5		
6h (110)	Reserved		
7h (111)	All Devices Active		



4.3 Line Card Redundancy

Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without losing data. System designers can achieve this by implementing common redundancy schemes with the XRT83SH314 LIU. EXAR offers features that are tailored to redundancy applications while reducing the number of components and providing system designers with solid reference designs.

RLOS and DMO

If an RLOS or DMO condition occurs, the XRT83SH314 reports the alarm to the individual status registers on a per channel basis. However, for redundancy applications, an RLOS or DMO alarm can be used to initiate an automatic switch to the back up card. For this application, two global pins RLOS and DMO are used to indicate that one of the 14-channels has an RLOS or DMO condition.

Typical Redundancy Schemes

- 1:1 One backup card for every primary card (Facility Protection)
- 1+1 One backup card for every primary card (Line Protection)
- ·N+1 One backup card for N primary cards


4.3.1 1:1 and 1+1 Redundancy Without Relays

The 1:1 facility protection and 1+1 line protection have one backup card for every primary card. When using 1:1 or 1+1 redundancy, the backup card has its transmitters tri-stated and its receivers in high impedance. This eliminates the need for external relays and provides one bill of materials for all interface modes of operation. For 1+1 line protection, the receiver inputs on the backup card have the ability to monitor the line for bit errors while in high impedance. The transmit and receive sections of the LIU device are described separately.

4.3.2 Transmit Interface with 1:1 and 1+1 Redundancy

The transmitters on the backup card should be tri-stated. Select the appropriate impedance for the desired mode of operation, T1/E1/J1. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See Figure 27. for a simplified block diagram of the transmit section for a 1:1 and 1+1 redundancy.






14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

4.3.3 Receive Interface with 1:1 and 1+1 Redundancy

The receivers on the backup card should be programmed for "High" impedance. Since there is no external resistor in the circuit, the receivers on the backup card will not load down the line interface. This key design feature eliminates the need for relays and provides one bill of materials for all interface modes of operation. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to internal impedance, then the primary card to "High" impedance. See Figure 28. for a simplified block diagram of the receive section for a 1:1 redundancy scheme.





4.3.4 N+1 Redundancy Using External Relays

N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention, external relays are necessary when using this redundancy scheme. The relays create complete isolation between the primary cards and the backup card. This allows all transmitters and receivers on the primary cards to be configured in internal impedance, providing one bill of materials for all interface modes of operation. The transmit and receive sections of the LIU device are described separately.






14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

4.3.5 Transmit Interface with N+1 Redundancy

For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance. The transmitters on the backup card do not have to be tri-stated. To swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See Figure 29 for a simplified block diagram of the transmit section for an N+1 redundancy scheme.







EXAR Experience Our Connectivity. REV. 1.0.4

4.3.6 Receive Interface with N+1 Redundancy

For N+1 redundancy, the receivers on the primary cards should be programmed for internal impedance. The receivers on the backup card should be programmed for "High" impedance mode. To swap the primary card, set the backup card to internal impedance, then the primary card to "High" impedance. See Figure 30 for a simplified block diagram of the receive section for a N+1 redundancy scheme.




FIGURE 30. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR N+1 REDUNDANCY



4.4 Power Failure Protection

For 1:1 or 1+1 line card redundancy in T1/E1 applications, power failure could cause a line card to change the characteristics of the line impedance, causing a degradation in system performance. The XRT83SH314 was designed to ensure reliability during power failures. The LIU has patented high impedance circuits that allow the receiver inputs and the transmitter outputs to be in "High" impedance when the LIU experiences a power failure or when the LIU is powered off.

NOTE: For power failure protection, a transformer must be used to couple to the line interface. See the TAN-56 application note for more details.

4.5 Overvoltage and Overcurrent Protection

Physical layer devices such as LIUs that interface to telecommunications lines are exposed to overvoltage transients posed by environmental threats. An Overvoltage transient is a pulse of energy concentrated over a small period of time, usually under a few milliseconds. These pulses are random and exceed the operating conditions of CMOS transceiver ICs. Electronic equipment connecting to data lines are susceptible to many forms of overvoltage transients such as lightning, AC power faults and electrostatic discharge (ESD). There are three important standards when designing a telecommunications system to withstand overvoltage transients.


- UL1950 and FCC Part 68
- Telcordia (Bellcore) GR-1089
- ITU-T K.20, K.21 and K.41

Note: For a reference design and performance, see the TAN-54 application note for more details.

4.6 Non-Intrusive Monitoring

In non-intrusive monitoring applications, the transmitters are shut off by setting TxON "Low". The receivers must be actively receiving data without interfering with the line impedance. The XRT83SH314's internal termination ensures that the line termination meets T1/E1 specifications for 75Ω , 100Ω or 120Ω while monitoring the data stream. System integrity is maintained by placing the non-intrusive receiver in "High" impedance, equivalent to that of a 1+1 redundancy application. A simplified block diagram of non-intrusive monitoring is shown in Figure 31.





14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Experience Our Connectivity. REV. 1.0.4

4.7 Analog Board Continuity Check

This test verifies the per-channel continuity from the Line Side of TIP and RING for both the transmitters and receivers, through the transformers on the assembly and LIU. Inside the LIU, a MUX and Control logic using TMS and TCK as reset and clock, successively connect each TIP and RING on the XRT83SH314S side to two Analog Test Pins, (ATP_TIP and ATP_RING). Simplified block and timing diagrams are shown in Figure 32 and Figure 33.







FIGURE 33. TIMING DIAGRAM FOR ATP TESTING



4.7.1 Transmitter TTIP and TRING Testing

Testing of each channel must be done in sequence. With a clock signal applied to TCK, Setting TMS to "0" will begin the test sequence. On the falling edge of the 1st clock pulse after TMS is set to "0", the sequence will reset as shown in Figure 33 above. On the 2nd falling clock edge the signal on ATP_TIP and ATP_RING will be TTIP_0 and TRING_0, respectively. On the falling edge of the 17th clock pulse the signal on ATP_TIP and ATP_RING will be RTIP_0 and RRING_0, respectively. After the 30th clock pulse TMS can be returned to a "1" and all channels will return to their normal state.

Device side testing is implemented via the ATP_TIP and ATP_RING pins. The Line side Testing is done via the Line Side Receive and Transmit TIP and RING connections.

Each channel of the device can be tested from the line side by doing the following:

- 1. Apply a differental 2Vpp, 1MHz signal to the each Line Side channel TTIP and TRING pins.
- 2. Measure the signal at the device ATP_TIP and ATP_RING pins.



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

3. If the voltaged measured ATP_TTIP/TRING pins is 1Vpp±20%, your assembly is correct.

Note: The Transmitter Line Side uses a 2:1 transformer.

4. If the measured signal is absent, there is either an open or short on the board.

5. A 1MHz signal applied to the Line Side TTIP pin should appear unattenuated on the Line Side TRING pin if there is no open. This could also be indicitive of a short.

6. A 1MHz signal applied to the ATP_TIP pin should appear unattenuated on the ATP_RING pin if there is no open. This could also be indicitive of a short.

4.7.2 Receiver RTIP and RRING

Each channel of the device can be tested from the line side by doing the following, using the TMS and TCK as describe above:

1. Apply a differental 2Vpp, 1MHz signal to the each Line Side channel RTIP and RRING pins.

2. Measure the signal at the device ATP_TIP and ATP_RING pins.

3. If the voltaged measured on the ATP_TTIP ATP_TRING pins is 2Vpp±20%, your assembly is correct.

Note: The Receiverr Line Side uses a 1:1 transformer.

4. If the measured signal is absent, there is either an open or short on the board.

5. A 1 MHZ or 1kHZ signal applied to the Line Side RTIP pin should appear attenuated on the Line Side RRING pin if there is no open. This could also be indicitive of a short.

6. A 1kHZ signal applied to the ATP_TIP pin should appear slightly attenuated on the ATP_RING pin if there is no open. This could also be indicitive of a short.

The Receiver Device Side transformer is center tapped and capacitively connected to ground which would cause a 1MHz signal to be severely attenuated.

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

4.8 XRT83SH314 Jitter Characteristics

There are three important jitter requirements for T1/E1 physical layer devices. Jitter Tolerance and Wander, Intrinsic Jitter and Jitter Transfer Characteristics.

(a) Jitter Tolerance. (b) Intrinsic Jitter Characteristics (transmit path). (c) Jitter Transfer Curve (transmit path).

4.8.1 Jitter Tolerance

4.8.1.1 DS-1 Jitter Tolerance

Jitter tolerance is a measure of the amount of jitter (amplitude for a given frequency) that can be applied to the input ports of the DS-1 LIU and still maintain signal integrity. The two pieces of equipment most commonly used in the EXAR laboratory are the W&G ANT-20 and the OMNI BER from Agilent. The network analyzer runs a sweep of frequencies ranging from 10Hz to 80kHz. Each frequency step (component) becomes a data point at which the amplitude (UI, Unit Interval) is increased until bit errors are detected within the bit error tolerance. If an error is detected, the amplitude of the jitter is reduced by one decrement, and this value becomes the jitter tolerance at that particular frequency. The network analyzer then increases the frequency to the next data point and repeats the process of increasing the amplitude. The Jitter Tolerance test results in a graph showing the LIU performance relative to the mask outlined in GR-499. The LIU curve must be above the mask at all frequencies in order to comply with industry specifications.

FIGURE 34. TEST CIRCUIT FOR DS-1 JITTER TOLERANCE




FIGURE 35. GR-499 JITTER TOLERANCE MASK








FIGURE 36. DS-1 JITTER TOLERANCE






FIGURE 37. DS-1 JITTER TRANSFER CURVE VARIABLE AMPLITUDE - T1 JA DISABLE






FIGURE 38. JITTER TRANSFER FUNCTION VARIABLE AMPLITUDE - T1 TX 3Hz 32BITS






FIGURE 39. JITTER TRANSFER FUNCTION - T1 TX 3Hz 64BITS






FIGURE 40. JITTER TRANSFER FUNCTION - T1 RX 3Hz 32BITS







FIGURE 41. JITTER TRANSFER FUNCTION - T1 RX 3Hz 64BITS



4.8.1.2 E1 Jitter Tolerance



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Jitter tolerance is a measure of the amount of jitter (amplitude for a given frequency) that can be applied to the input ports of the E1 LIU and still maintain signal integrity. The two pieces of equipment most commonly used in the EXAR laboratory are the W&G ANT-20 and the OMNI BER from Agilent. The network analyzer runs a sweep of frequencies ranging from 10Hz to 100kHz. Each frequency step (component) becomes a data point at which the amplitude (UI, Unit Interval) is increased until bit errors are detected within the bit error tolerance. If an error is detected, the amplitude of the jitter is reduced by one decrement, and this value becomes the jitter tolerance at that particular frequency. The network analyzer then increases the frequency to the next data point and repeats the process of increasing the amplitude. The Jitter Tolerance test results in a graph showing the LIU performance relative to the mask outlined in ITU-G.823. The LIU curve must be above the mask at all frequencies in order to comply with industry specifications.

FIGURE 42. TEST CIRCUIT FOR E1 JITTER TOLERANCE




FIGURE 43. ITU-G.823 JITTER TOLERANCE MASK






FIGURE 44. REVISION C: E1 JITTER TOLERANCE - 6DB CABLE + 6DB FLAT LOSS






FIGURE 45. JITTER TRANSFER FUNCTION - JA DISABLED






FIGURE 46. JITTER TRANSFER FUNCTION - E1 TX 10Hz 32BITS






FIGURE 47. JITTER TRANSFER FUNCTION - E1 TX 10Hz 64BITS






FIGURE 48. JITTER TRANSFER FUNCTION - E1 TX 1.5Hz 64BITS






FIGURE 49. JITTER TRANSFER FUNCTION - E1 RX 10Hz 32BITS






FIGURE 50. JITTER TRANSFER FUNCTION - E1 RX 10Hz 64BITS







FIGURE 51. JITTER TRANSFER FUNCTION - E1 RX 1.5Hz 64BITS



4.8.2 Intrinsic Jitter

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



The intrinsic jitter is only specified on the transmit path of the LIU. Therefore, it is best to use a Jitter Generator that can source TTL logic. This way, the transmit path can be tested independent from the receiver. The HP network analyzers can source TTL data directly to the transmit digital inputs at TxPOS and TxNEG. Data should be taken with the JA disabled and with the JA placed in the transmit path if available. The intrinsic jitter specification is 0.05UI.

The Intrinsic Jitter is only specified for the transmit path of the LIU. Therefore by applying a TTL signal to the TxPOS and TxNEG pins allows the transmit path to be tested independent of the receiver. The Data was taken with both the JA disabled and enabled in the transmit path. The intrinsic jitter specification is 0.05UI.

FIGURE 52. TEST CIRCUIT FOR INTRINSIC JITTER MEASUREMENTS






FIGURE 53. INTRINSIC JITTER - T1 MAX. VALUE MEASURED .019UIPP





Jitter Generator/	Analyzer			
<u> </u>	<u>3</u> ettings <u>K</u> eyboard <u>P</u> rint <u>H</u> elp			
	ITTE III LE SET 🗐 ?			
TX: Ampl. 0.500	▼ ▲▼ UI Frequency 10000.0 ▼ Hz			
RX: Range	▼ Filter LP 100 kHz ▼			
	ANSI HP 20 Hz 💌			
	Current Values Max. Values			
Jitter peak-peak	0.019 UIpp 0.021 UIpp			
Jitter +peak	0.012 Ulp 0.012 Ulp			
Jitter -peak	0.007 Ulp 0.010 Ulp			
	Positive Count Negative Count			
Phase Hit	0 0			
T-20 - Unti 🛱 Signal Struct JIT Jitter Gen 🗐 Document				




4.8.3 Jitter Transfer Curve

Like the intrinsic jitter, the jitter transfer curve is only specified on the transmit path of the LIU. Therefore by applying a TTL signal to the TxPOS and TxNEG pins allows the transmit path to be tested independent of the receiver. The Data was taken with both the JA disabled and enabled in the transmit path.

This is the same procedure as the intrinsic jitter, except the test sweeps the frequency over the same range used in the Jitter Tolerance Tests. DS-1: 10Hz - 80kHz. E1: 10Hz - 100kHz. See Figures 45 thru 48







14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

5.0 MICROPROCESSOR INTERFACE BLOCK


The Microprocessor Interface section supports communication between the local microprocessor (μ P) and the LIU. The XRT83SH314S supports an Intel asynchronous interface, Motorola 68K asynchronous, and a Motorola Power PC interface. The microprocessor interface is selected by the state of the μ PTS[2:0] input pins. Selecting the microprocessor interface is shown in Table 14.

μ ΡΤS[2:0]	MICROPROCESSOR MODE
0h (000)	Intel 68HC11, 8051, 80C188 (Asynchronous)
1h (001)	Motorola 68K (Asynchronous)
7h (111)	Motorola MPC8260, MPC860 Power PC (Synchronous)

TABLE 14: SELECTING THE MICROPROCESSOR INTERFACE MODE

The XRT83SH314S uses multipurpose pins to configure the device appropriately. The local μ P configures the LIU by writing data into specific addressable, on-chip Read/Write registers. The microprocessor interface provides the signals which are required for a general purpose microprocessor to read or write data into these registers. The microprocessor interface also supports polled and interrupt driven environments. A simplified block diagram of the microprocessor is shown in Figure 56.

FIGURE 56. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK





14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

XRT83SH314

5.1 The Microprocessor Interface Block Signals

The LIU may be configured into different operating modes and have its performance monitored by software through a standard microprocessor using data, address and control signals. These interface signals are described below in Table 15, Table 16, and Table 17. The microprocessor interface can be configured to operate in Intel mode or Motorola mode. When the microprocessor interface is operating in Intel mode, some of the control signals function in a manner required by the Intel 80xx family of microprocessors. Likewise, when the microprocessor interface is operating in Motorola mode, then these control signals function in a manner as required by the Motorola Power PC family of microprocessors. (For using a Motorola 68K asynchronous processor, see Figure 60 and Table 21) Table 15 lists and describes those microprocessor interface signals whose role is constant across the two modes. Table 16 describes the role of some of these signals when the microprocessor interface is operating in the Intel mode. Likewise, Table 17 describes the role of these signals when the microprocessor interface is operating in the Motorola Power PC mode.

TABLE 15: XRT84SH314S MICROPROCESSOR INTERFACE SIGNALS COMMON TO BOTH INTEL AND MOTOROLA MODES

PIN NAME	Түре	DESCRIPTION
µPTS[2:0]	Ι	Microprocessor Interface Mode Select Input pins
		These three pins are used to specify the microprocessor interface mode. The relationship between the state of these three input pins, and the corresponding microprocessor mode is presented in Table 14.
DATA[7:0]	I/O	Bi-Directional Data Bus for register "Read" or "Write" Operations.
ADDR[10:8]	Ι	Three-Bit Address Bus Inputs
		The 3 MSBs of the address bits are used as a chip select decoder. The state of these 3 pins enable the Chip Selects for additional LIU devices.
		NOTE: See the 84-Channel Application Section of this datasheet.
ADDR[7:0]	Ι	Eight-Bit Address Bus Inputs
		The XRT83SH314S LIU microprocessor interface uses a direct address bus. This address bus is provided to permit the user to select an on-chip register for Read/Write access.
CS	Ι	Chip Select Input This active low signal selects the microprocessor interface of the XRT83SH314S LIU and enables Read/Write operations with the on-chip register locations.

TABLE 16: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS

XRT83SH314S Pin Name	Intel Equivalent Pin	Түре	DESCRIPTION	
ALE_TS	ALE	I	Address-Latch Enable: This active high signal is used to latch the contents of the address bus ADDR[7:0]. The contents of the address bus are latched into the ADDR[7:0] inputs on the falling edge of ALE.	
RD_WE	RD	I	Read Signal: This active low input functions as the read signal from the local μ P. When this pin is pulled "Low" (if \overline{CS} is "Low") the LIU is informed that a read operation has been requested and begins the process of the read cycle.	
WR_R/W	WR	I	Write Signal: This active low input functions as the write signal from the local μ When this pin is pulled "Low" (if \overline{CS} is "Low") the LIU is informed that a we operation has been requested and begins the process of the write cycle.	
RDY_TA	RDY	0	Ready Output: This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command.	



XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

XRT83SH314S Pin Name	Motorola Equivalent Pin	Түре	DESCRIPTION	
ALE_TS	TS	I	Transfer Start: This active high signal is used to latch the contents on the address bus ADDR[7:0]. The contents of the address bus are latched into the ADDR[7:0] inputs on the falling edge of TS.	
WR_R/W	R/W	I	Read/Write: This input pin from the local μP is used to inform the LIU whether a Read or Write operation has been requested. When this pin is bulled <u>"High</u> ", WE will initiate a read operation. When this pin is pulled Low", WE will initiate a write operation.	
RD_WE	WE	I	Write Enable: This active low input functions as the <u>read</u> or write signal from <u>the</u> ocal μ P dependent on the state of R/W. When WE is pulled "Low" (If CS s "Low") the LIU begins the read or write operation.	
No Pin	ŌĒ	I	Output Enable: This signal is not necessary for the XRT83SH314S to interface to the MPC8260 or MPC860 Power PCs.	
μPCLK	CLKOUT	I	Synchronous Processor Clock: This signal is used as the timing reference for the Power PC synchronous mode.	
RDY_TA	TA	0	Transfer Acknowledge: This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command.	

TABLE 17: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

5.2 Intel Mode Programmed I/O Access (Asynchronous)

If the LIU is interfaced to an Intel type μ P, then it should be configured to operate in the Intel mode. Intel type Read and Write operations are described below.

Intel Mode Read Cycle

Whenever an Intel-type μP wishes to read the contents of a register, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[10:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- **3.** Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microprocessor interface block of the LIU.
- **4.** The μP should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- 5. Next, the μ P should indicate that this current bus cycle is a Read operation by toggling the $\overline{\text{RD}}$ input pin "Low". This action also enables the bi-directional data bus output drivers of the LIU.
- 6. After the μP toggles the Read signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this in order to inform the μP that the data is available to be read by the μP, and that it is ready for the next command.
- 7. After the μ P detects the $\overline{\text{RDY}}$ signal and has read the data, it can terminate the Read Cycle by toggling the $\overline{\text{RD}}$ input pin "High".

Note: ALE can be tied "High" if this signal is not available.

The Intel Mode Write Cycle

Whenever an Intel type μP wishes to write a byte or word of data into a register within the LIU, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[10:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- **3.** Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microprocessor interface block of the LIU.
- **4.** The μP should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- **5.** The μP should then place the byte or word that it intends to write into the target register, on the bi-directional data bus DATA[7:0].
- **6.** Next, the μP should indicate that this current bus cycle is a Write operation by toggling the WR input pin "Low". This action also enables the bi-directional data bus input drivers of the LIU.
- 7. After the μP toggles the Write signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this in order to inform the μP that the data has been written into the internal register location, and that it is ready for the next command.

Note: ALE can be tied "High" if this signal is not available.

The Intel Read and Write timing diagram is shown in Figure 58. The timing specifications are shown in Table 19.

XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



Figure 57. Intel μP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Not Tied 'HIGH'





TABLE 18: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Мах	Units
t ₀	Valid Address to CS Falling Edge and ALE Rising Edge	0	-	ns
t ₁	ALE Falling Edge to RD Assert	5	-	ns
t ₂	RD Assert to RDY Assert	-	90	ns
NA	$\overline{\text{RD}}$ Pulse Width (t ₂)	90	-	ns
t ₃	ALE Falling Edge to WR Assert	5	-	ns
t ₄	WR Assert to RDY Assert	-	90	ns
NA	$\overline{\text{WR}}$ Pulse Width (t ₄)	90	-	ns
t ₅	ALE Pulse Width(t ₅)	10		ns



FIGURE 58. INTEL μP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WITH ALE HIGH



SYMBOL	PARAMETER	Μιν	Мах	Units
t ₀	Valid Address to \overline{CS} Falling Edge	0	-	ns
t ₁	CS Falling Edge to RD Assert	65	-	ns
t ₂	RD Assert to RDY Assert	-	90	ns
NA	RD Pulse Width (t ₂)	90	-	ns
t ₃	CS Falling Edge to WR Assert	65	-	ns
t ₄	WR Assert to RDY Assert	-	90	ns
NA	$\overline{\text{WR}}$ Pulse Width (t ₄)	90	-	ns

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



5.3 MPC86X Mode Programmed I/O Access (Synchronous)

If the LIU is interfaced to a MPC86X type μ P, it should be configured to operate in the MPC86X mode. MPC86X Read and Write operations are described below.

MPC86X Mode Read Cycle

- 1. Place the address of the target register on the address bus input pins ADDR[10:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- 3. Next, the μ P should indicate that this current bus cycle is a Read operation by pulling the R/W input pin "High".
- 4. The LIU will toggle the \overline{TA} output pin "Low". The LIU does this in order to inform the μP that the data is available to be read by the μP .
- 5. After the μ P detects the TA signal and has read the data, it can terminate the Read Cycle by toggling the CS input pin "High".

MPC86X Mode Write Cycle

- 1. Place the address of the target register on the address bus input pins ADDR[10:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- 3. Next, the μ P should indicate that this current bus cycle is a Write operation by pulling the R/W input pin "Low".
- **4.** Toggle the $\overline{\text{WE}}$ input pin "Low".
- 5. After the μ P toggles the WE signal "Low", the LIU will toggle the TA output pin "Low". The LIU does this in order to inform the μ P that the data has been written into the internal register location.
- 6. After the μ P detects the TA signal, the Write operation is completed by toggling both WE and CS pins "High".

The Motorola Read and Write timing diagram is shown in Figure 59. The timing specifications are shown in Table 20.



FIGURE 59. MOTOROLA MPC86X μP Interface Signals During Programmed I/O Read and Write Operations




TABLE 20: MOTOROLA MPC86X MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Мах	Units
t ₀	Valid Address to \overline{CS} Falling Edge	0	-	ns
t ₁	CS Falling Edge to WE Assert	0	-	ns
t ₂	WE Assert to TA Assert	-	90	ns
t _{dc}	μPCLK Duty Cycle	40	60	%
t _{cp}	µPCLK Clock Period	-	20	ns



FIGURE 60. MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 21: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	Parameter	Μιν	ΜΑΧ	Units
t ₀	Valid Address to \overline{CS} Falling Edge	0	-	ns
t ₁	$\overline{\text{CS}}$ Falling Edge to $\overline{\text{DS}}$ (Pin $\overline{\text{RD}}_{\overline{\text{WE}}}$) Assert	65	-	ns
t ₂	DS Assert to DTACK Assert	-	90	ns
NA	DS Pulse Width (t ₂)	90	-	ns
t ₃	$\overline{\text{CS}}$ Falling Edge to $\overline{\text{AS}}$ (Pin ALE_TS) Falling Edge	0	-	ns

68



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

XRT83SH314

6.0 REGISTER DESCRIPTIONS

6.1 Register Lists

TABLE 22: MICROPROCESSOR REGISTER ADDRESS (ADDR[7:0])

Register Number	Address (Hex)	FUNCTION
0 - 15	0x00 - 0x0F	Channel 0 Control Registers
16 - 31	0x10 - 0x1F	Channel 1 Control Registers
32 - 47	0x20 - 0x2F	Channel 2 Control Registers
48 - 63	0x30 - 0x3F	Channel 3 Control Registers
64 - 79	0x40 - 0x4F	Channel 4 Control Registers
80 - 95	0x50 - 0x5F	Channel 5 Control Registers
96 - 111	0x60 - 0x6F	Channel 6 Control Registers
112 - 127	0x70 - 0x7F	Channel 7 Control Registers
128 - 143	0x80 - 0x8F	Channel 8 Control Registers
144 - 159	0x90 - 0x9F	Channel 9 Control Registers
160 - 175	0xA0 - 0xAF	Channel 10 Control Registers
176 - 191	0xB0 - 0xBF	Channel 11 Control Registers
192 - 207	0xC0 - 0xCF	Channel 12 Control Registers
208 - 223	0xD0 - 0xDF	Channel 13 Control Registers
224 - 227	0xE0 - 0xEB	Global Control Registers Applied to All 14 Channels
228 - 243	0xEC - 0xF3	R/W Registers Reserved for Testing
244	0xF4	Global Control Register Applied to All 14 Channels
245	0xF5	R/W Registers Assigned for Rx/Tx termination setting
246 - 253	0xF6 - 0xFD	R/W Registers Reserved for Testing
254	0xFE	Device "ID"
255	0xFF	Device "Revision ID"

TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION

Reg	ADDR	Түре	D7	D6	D5	D4	D3	D2	D1	D0		
Chan	Channel 0 Control Registers (0x00 - 0x0F)											
0	0x00	R/W	QRSS/PRBS	$PRBS_RX_TX$	RxON	EQC4	EQC3	EQC2	EQC1	EQC0		
1	0x01	R/W	RxTSEL	TxTSEL	TERSEL1	TERSEL0	JASEL1	JASEL0	JABW	FIFOS		
2	0x02	R/W	INVQRSS	TxTEST2	TxTEST1	TxTEST0	TxON	LOOP2	LOOP1	LOOP0		
3	0x03	R/W	Reserved	Reserved	CODES	RxRES1	RxRES0	INSBPV	INSBER	TRATIO		
4	0x04	R/W	Reserved	DMOIE	FLSIE	LCVI/OFE	Reserved	AISDIE	RLOSIE	QRPDIE		

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 23: MICROPROCESSOR REGISTER CHANNEL DESCRIPTION

Reg	ADDR	Түре	D7	D6	D5	D4	D3	D2	D1	D0	
5	0x05	RO	Reserved	DMO	FLS	LCV/OF	Reserved	AIS	RLOS	QRPD	
6	0x06	RUR	Reserved	DMOIS	FLSIS	LCV/OFIS	Reserved	AISIS	RLOSIS	QRPDIS	
7	0x07	RO	Reserved								
8	0x08	R/W	Reserved	1SEG6	1SEG5	1SEG4	1SEG3	1SEG2	1SEG1	1SEG0	
9	0x09	R/W	Reserved	2SEG6	2SEG5	2SEG4	2SEG3	2SEG2	2SEG1	2SEG0	
10	0x0A	R/W	Reserved	3SEG6	3SEG5	3SEG4	3SEG3	3SEG2	3SEG1	3SEG0	
11	0x0B	R/W	Reserved	4SEG6	4SEG5	4SEG4	4SEG3	4SEG2	4SEG1	4SEG0	
12	0x0C	R/W	Reserved	5SEG6	5SEG5	5SEG4	5SEG3	5SEG2	5SEG1	5SEG0	
13	0x0D	R/W	Reserved	6SEG6	6SEG5	6SEG4	6SEG3	6SEG2	6SEG1	6SEG0	
14	0x0E	R/W	Reserved	7SEG6	7SEG5	7SEG4	7SEG3	7SEG2	7SEG1	7SEG0	
15	0x0F	R/W	Reserved	8SEG6	8SEG5	8SEG4	8SEG3	8SEG2	8SEG1	8SEG0	
Chan	Channel (1 - 13) Control Registers (0xN0 - 0xNF) See Channel 0										

TABLE 24: MICROPROCESSOR REGISTER GLOBAL DESCRIPTION

REG	ADDR	Түре	D7	D6	D5	D4	D3	D2	D1	D0
Globa	Global Control Registers for All 14 Channels									
224	0xE0	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	GIE	SRESET
225	0xE1	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	RxMUTE	EXLOS	ICT
226	0xE2	R/W	Reserved	RxTCNTL	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
227	0xE3	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
228	0xE4	R/W	MCLKT1out1	MCLKT1out0	MCLKE1out1	MCLKE1out0	Reserved	Reserved	Reserved	Reserved
229	0xE5	R/W	LCV/OFLW	CNTRDEN	Reserved	Reserved	LCVCH3	LCVCH2	LCVCH1	LCVCH0
230	0xE6	R/W	Reserved	Reserved	Reserved	allRST	allUPDATE	BYTEsel	chUPDATE	chRST
231	0xE7	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
232	0xE8	RO	LCVCNT7	LCVCNT6	LCVCNT5	LCVCNT4	LCVCNT3	LCVCNT2	LCVCNT1	LCVCNT0
233	0xE9	R/W	Reserved	Reserved	ALLT1E1	TCLKCNL	CLKSEL3	CLKSEL2	CLKSEL1	CLKSEL0
234	0xEA	RUR	GCHIS7	GCHIS6	GCHIS5	GCHIS4	GCHIS3	GCHIS2	GCHIS1	GCHIS0
235	0xEB	RUR	Reserved	Reserved	GCHIS13	GCHIS12	GCHIS11	GCHIS10	GCHIS9	GCHIS8
244	0xF4	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	E1arben
R/W I	R/W Registers Reserved for Testing (0xEC - 0xFD), Excluding 0xF4h									
254	254 0xFE RO Device "ID"									
255	0xFF	RO	Device "Revis	levice "Revision ID"						



6.2 Detail Bit Descriptions

	CHANNEL 0-13 (0x00H-0xD0H)							
Віт	Nаме	FUNCTION	Regis- ter Type	Default Value (HW reset)				
D7	QRSS/PRBS	QRSS/PRBS Select Bits This bit is used to select between QRSS and PRBS. 0 = QRSS 1 = PRBS	R/W	0				
D6	PRBS_RX/TX	PRBS Receive/Transmit Select: This bit is used select where the output of the PRBS Generator is directed. 0 = PRBS Generator is output on TTIP and TRING 1 = PRBS Generator is output on TTIP, TRING and RPOS, RCLK Note: When this bit is set "High" the customer must ground RNEG Bit D6 = "0"						

TABLE 25: MICROPROCESSOR REGISTER 0x00H BIT DESCRIPTION

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Experience	Our Connectivity
	REV. 1.0.4

EXAR

TABLE 25: MICROPROCESSOR REGISTER 0x00H BIT DESCRIPTION

	CHANNEL 0-13 (0x00H-0xD0H)									
Віт	Nаме	FUNCTION	Regis- ter Type	Default Value (HW reset)						
D5	RxON	Receiver ON/OFF Upon power up, the receiver is powered OFF. RxON is used to turn the receiver ON or OFF if the hardware pin RxON is pulled "High". If the hardware pin is pulled "Low", all receivers are turned off. 0 = Receiver is Powered Off 1 = Receiver is Powered On	R/W	0						
D4 D3 D2 D1 D0	EQC4 EQC3 EQC2 EQC1 EQC0	Cable Length Control Bits The equalizer control bits are shown in Table 26 below.	R/W	0 0 0 0 0						

TABLE 26: CABLE LENGTH CONTROL

EQC[4:0]	T1/E1 MODE/RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0x08h	T1 Short Haul	0 to 133 feet (0.6dB)	100Ω TP	B8ZS
0x09h	T1 Short Haul	133 to 266 feet (1.2dB)	100Ω TP	B8ZS
0x0Ah	T1 Short Haul	266 to 399 feet (1.8dB)	100Ω TP	B8ZS
0x0Bh	T1 Short Haul	399 to 533 feet (2.4dB)	100Ω TP	B8ZS
0x0Ch	T1 Short Haul	533 to 655 feet (3.0dB)	100Ω TP	B8ZS
0x0Dh	T1 Short Haul	Arbitrary Pulse	100Ω TP	B8ZS
0x1Ch	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
0x1Dh	E1 Short Haul	ITU G.703	120Ω TP	HDB3



TABLE 27: MICROPROCESSOR REGISTER 0x01H BIT DESCRIPTION

	CHANNEL 0-13 (0x01H-0xD1H)							
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)				
D7	RxTSEL	Receive Termination Select Upon power up, the receiver is in "High" impedance. RxTSEL is used to switch between the internal termination and "High" impedance. 0 = "High" Impedance 1 = Internal Termination	R/W	0				
D6	TxTSEL	Transmit Termination SelectUpon power up, the transmitter is in "High" impedance. TxTSEL isused to switch between the internal termination and "High" impedance.0 = "High" Impedance1 = Internal Termination	R/W	0				
D5 D4	TERSEL1 TERSEL0	Receive and Transmit Line Impedance Select TERSEL[1:0] are used to select the line impedance for T1/J1/E1. $00 = 100\Omega$ $01 = 110\Omega$ $10 = 75\Omega$ $11 = 120\Omega$	R/W	0 0				
D3 D2	JASEL1 JASEL0	Jitter Attenuator Select JASEL[1:0] are used to enable the jitter attenuator in the receive or transmit path. By default, the jitter attenuator is disabled. 00 = Disabled 01 = Receive Path 10 = Transmit Path 11 = Receive Path	R/W	0				
D1	JABW	Jitter Bandwidth (E1 Mode Only, T1 is permanently set to 3Hz) The jitter bandwidth is a global setting that is applied to both the receiver and transmitter jitter attenuator. 0 = 10Hz 1 = 1.5Hz	R/W	0				
D0	FIFOS	FIFO Depth Select The FIFO depth select is used to configure the part for a 32-bit or 64-bit FIFO (within the jitter attenuator blocks). The delay of the FIFO is equal to $\frac{1}{2}$ the FIFO depth. This is a global setting that is applied to both the receiver and transmitter FIFO. 0 = 32-Bit 1 = 64-Bit	R/W	0				

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

	CHANNEL 0-13 (0x02H-0xD2H)								
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)					
D7	INVQRSS	QRSS inversion INVQRSS is used to invert the transmit QRSS pattern set by the TxTEST[2:0] bits. By default, INVQRSS is disabled and the QRSS will be transmitted with normal polarity. 0 = Disabled 1 = Enabled	R/W	0					
D6 D5 D4	TxTEST2 TxTEST1 TxTEST0	Test Code Pattern TxTEST[2:0] are used to select a diagnostic test pattern to the line (transmit outputs). 0XX = No Pattern 100 = Tx QRSS 101 = Tx TAOS 110 = Reserved 111 = Reserved	R/W	0 0 0					
D3	TxOn	Transmit ON/OFF Upon power up, the transmitters are powered off. This bit is used to turn the transmitter for this channel On or Off if the TxON pin is pulled "High". If the TxON pin is pulled "Low", all 14 transmitters are powered off and set to high-impedance. 0 = Transmitter is Powered OFF 1 = Transmitter is Powered ON	R/W	0					
D2 D1 D0	LOOP2 LOOP1 LOOP0	Loopback Diagnostic Select LOOP[2:0] are used to select the loopback mode. 0XX = No Loopback 100 = Dual Loopback 101 = Analog Loopback 110 = Remote Loopback 111 = Digital Loopback	R/W	0 0 0					

TABLE 28: MICROPROCESSOR REGISTER 0x02H BIT DESCRIPTION

TABLE 29: MICROPROCESSOR REGISTER 0x03H BIT DESCRIPTION

	CHANNEL 0-13 (0x03H-0xD3H)									
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)						
D7 D6	Reserved	These bits are reserved	R/W	0 0						
D5	CODES	Encoding/Decoding Select (Single Rail Mode Only) 0 = HDB3 (E1), B8ZS (T1) 1 = AMI Coding	R/W	0						





14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 29: MICROPROCESSOR REGISTER 0x03H BIT DESCRIPTION

	CHANNEL 0-13 (0x03H-0xD3H)							
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)				
D4	RxRES1	Receive External Fixed Resistor	R/W	0				
D3	RxRES0	RxRES[1:0] are used to select the value for a high precision external resistor to improve return loss. 00 = None $01 = 240\Omega$ $10 = 210\Omega$ $11 = 150\Omega$		0				
D2	INSBPV	Insert Bipolar Violation When this bit transitions from a "0" to a "1", a bipolar violation will be inserted in the transmitted QRSS/PRBS pattern. The state of this bit will be sampled on the rising edge of TCLK. To ensure proper operation, it is recommended to write a "0" to this bit before writing a "1".	R/W	0				
D1	INSBER	Insert Bit Error When this bit transitions from a "0" to a "1", a bit error will be inserted in the transmitted QRSS/PRBS pattern. The state of this bit will be sampled on the rising edge of TCLK. To ensure proper operation, it is recommended to write a "0" to this bit before writing a "1".	R/W	0				
D0	TRATIO	Transformer Ratio Select: In the external termination mode, writing a "1" to this bit selects a transformer ratio of 1:2 for the transmitter. Writing a "0" sets the transmitter transformer ratio to 1:2.45. In the internal termination mode the transmitter transformer ratio is permanently set to 1:2 and the state of this bit has no effect.	R/W	0				

TABLE 30: MICROPROCESSOR REGISTER 0x04H BIT DESCRIPTION

	CHANNEL 0-13 (0x04H-0xD4H)					
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Bit is Reserved	R/W	0		
D6	DMOIE	Digital Monitor Output Interrupt Enable 0 = Masks the DMO function 1 = Enables Interrupt Generation	R/W	0		
D5	FLSIE	FIFO Limit Status Interrupt Enable 0 = Masks the FLS function 1 = Enables Interrupt Generation	R/W	0		
D4	LCV/OFIE	Line Code Violation / Counter Overflow Interrupt Enable 0 = Masks the LCV/OF function 1 = Enables Interrupt Generation	R/W	0		
D3	Reserved	This Bit is Reserved	R/W	0		

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



TABLE 30: MICROPROCESSOR REGISTER 0x04H BIT DESCRIPTION

	CHANNEL 0-13 (0x04H-0xD4H)					
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)		
D2	AISIE	Alarm Indication Signal Interrupt Enable 0 = Masks the AIS function 1 = Enables Interrupt Generation	R/W	0		
D1	RLOSIE	Receiver Loss of Signal Interrupt Enable 0 = Masks the RLOS function 1 = Enables Interrupt Generation	R/W	0		
D0	QRPDIE	Quasi Random Signal Source Interrupt Enable 0 = Masks the QRPD function 1 = Enables Interrupt Generation	R/W	0		

Note: The GIE bit in the global register 0xE0h must be set to "1" in addition to the individual register bits to enable the interrupt pin.

	CHANNEL 0-13 (0x05h-0xD5h)						
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)			
D7	Reserved	This Bit is Reserved	RO	0			
D6	DMO	Digital Monitor OutputThe digital monitor output is always active regardless if the inter- rupt generation is disabled. This bit indicates the DMO activity. An interrupt will not occur unless the DMOIE is set to "1" in the chan- nel register 0x04h and GIE is set to "1" in the global register 0xE0h.0 = No Alarm 1 = Transmit output driver has failures	RO	0			
D5	FLS	FIFO Limit Status The FIFO limit status is always active regardless if the interrupt generation is disabled. This bit indicates whether the RD/WR pointers are within 3-Bits. An interrupt will not occur unless the FLSIE is set to "1" in the channel register 0x04h and GIE is set to "1" in the global register 0xE0h. 0 = No Alarm 1 = RD/WR FIFO pointers are within ±3-Bits	RO	0			

TABLE 31: MICROPROCESSOR REGISTER 0x05H BIT DESCRIPTION



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Note: The GIE bit in the global register 0xE0h must be set to "1" in addition to the individual register bits to enable the interrupt pin.

		CHANNEL 0-13 (0x05H-0xD5H)		
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)
D4	LCV/OF	Line Code Violation / Counter Overflow This bit serves a dual purpose. By default, this bit monitors the line code violation activity. However, if bit 7 in register 0xE5h is set to a "1", this bit monitors the overflow status of the internal LCV counter. An interrupt will not occur unless the LCV/OFIE is set to "1" in the channel register 0x04h and GIE is set to "1" in the global register 0xE0h. 0 = No Alarm 1 = A line code violation, bipolar violation, or excessive zeros has occurred	RO	0
D3	Reserved	This Bit is Reserved	RO	0
D2	AISD	Alarm Indication Signal The alarm indication signal detection is always active regardless if the interrupt generation is disabled. This bit indicates the AIS activity. An interrupt will not occur unless the AISIE is set to "1" in the channel register 0x04h and GIE is set to "1" in the global regis- ter 0xE0h. 0 = No Alarm 1 = An all ones signal is detected	RO	0
D1	RLOS	Receiver Loss of Signal The receiver loss of signal detection is always active regardless if the interrupt generation is disabled. This bit indicates the RLOS activity. An interrupt will not occur unless the RLOSIE is set to "1" in the channel register 0x04h and GIE is set to "1" in the global register 0xE0h. 0 = No Alarm 1 = An RLOS condition is present	RO	0
D0	QRPD	Quasi Random Pattern Detection The quasi random pattern detection is always active regardless if the interrupt generation is disabled. This bit indicates that a QRPD has been detected. An interrupt will not occur unless the QRPDIE is set to "1" in the channel register 0x04h and GIE is set to "1" in the global register 0xE0h. 0 = No Alarm 1 = A QRP is detected	RO	0

TABLE 31: MICROPROCESSOR REGISTER 0x05h BIT DESCRIPTION

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

	EXAR
	Experience Our Connectivity.
	REV. 1.0.4
CRIPTION	

TABLE 32: MICROPROCESSOR REGISTER 0x06H BIT DESCRIPTION

	CHANNEL 0-13 (0x06H-0xD6H)					
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Bit is Reserved	RUR	0		
D6	DMOIS	Digital Monitor Output Status 0 = No change 1 = Change in status occurred	RUR	0		
D5	FLSIS	FIFO Limit Status 0 = No change 1 = Change in status occurred	RUR	0		
D4	LCV/OFIS	Line Code Violation / Overflow Status 0 = No change 1 = Change in status occurred	RUR	0		
D3	Reserved	This Bit is Reserved	RUR	0		
D2	AISDIS	Alarm Indication Signal Status 0 = No change 1 = Change in status occurred	RUR	0		
D1	RLOSIS	Receiver Loss of Signal Status 0 = No change 1 = Change in status occurred	RUR	0		
D0	QRPDIS	Quasi Random Pattern Detection Status 0 = No change 1 = Change in status occurred	RUR	0		

Note: Any change in status will generate an interrupt (if enabled in channel register 0x04h and GIE is set to "1" in the global register 0xE0h). The status registers are reset upon read (RUR).

TABLE 33: MICROPROCESSOR REGISTER 0x07H BIT DESCRIPTION

		CHANNEL 0-13 (0x07H-0xD7H)		
Віт	Name	FUNCTION	Register Type	Default Value (HW reset)
D7	Reserved	This Register Bit is Not Used.		
D6	Reserved	This Bit is Reserved	RO	0
D[5:0]	Reserved	These Register Bits are Not Used.		



TABLE 34: MICROPROCESSOR REGISTER 0x08H BIT DESCRIPTION

	CHANNEL 0-13 (0x08H-0xD8H)					
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	Х	0		
D6 D5 D4 D3 D2 D1 D0	1SEG6 1SEG5 1SEG4 1SEG3 1SEG2 1SEG1 1SEG0	Arbitrary Pulse GenerationThe transmit output pulse is divided into 8 individual segments.This register is used to program the first segment which corresponds to the overshoot of the pulse amplitude. There are four segments for the top portion of the pulse and four segments for the bottom portion of the pulse. Segment number 5 corresponds to the undershoot of the pulse. The MSB of each segment is the sign bit.Bit 6 = 0 = Negative DirectionBit 6 = 1 = Positive Direction	R/W	0 0 0 0 0 0		

TABLE 35: MICROPROCESSOR REGISTER 0x09H BIT DESCRIPTION

		CHANNEL 0-13 (0x09H-0xD9H)		
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)
D7	Reserved	This Register Bit is Not Used	Х	0
D[6:0]	2SEG[6:0]	Segment Number Two, Same Description as Register 0x08h	R/W	

TABLE 36: MICROPROCESSOR REGISTER 0x0AH BIT DESCRIPTION

		CHANNEL 0-13 (0x0AH-0xDAH)		
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)
D7	Reserved	This Register Bit is Not Used	Х	0
D[6:0]	3SEG[6:0]	Segment Number Three, Same Description as Register 0x08h	R/W	

TABLE 37: MICROPROCESSOR REGISTER 0x0BH BIT DESCRIPTION

		CHANNEL 0-13 (0x0BH-0xDBH)		
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)
D7	Reserved	This Register Bit is Not Used	Х	0
D[6:0]	4SEG[6:0]	Segment Number Four, Same Description as Register 0x08h	R/W	



XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 38: MICROPROCESSOR REGISTER 0x0CH BIT DESCRIPTION

		CHANNEL 0-13 (0x0CH-0xDCH)		
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)
D7	Reserved	This Register Bit is Not Used	Х	0
D[6:0]	5SEG[6:0]	Segment Number Five, Same Description as Register 0x08h	R/W	

TABLE 39: MICROPROCESSOR REGISTER 0x0DH BIT DESCRIPTION

	CHANNEL 0-13 (0x0DH-0xDDH)					
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	Х	0		
D[6:0]	6SEG[6:0]	Segment Number Six, Same Description as Register 0x08h	R/W			

TABLE 40: MICROPROCESSOR REGISTER 0x0EH BIT DESCRIPTION

	CHANNEL 0-13 (0x0EH-0xDEH)					
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	Х	0		
D[6:0]	7SEG[6:0]	Segment Number Seven, Same Description as Register 0x08h	R/W			

TABLE 41: MICROPROCESSOR REGISTER 0x0FH BIT DESCRIPTION

	CHANNEL 0-13 (0x0FH-0xDFH)					
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	Х	0		
D[6:0]	8SEG[6:0]	Segment Number Eight, Same Description as Register 0x08h	R/W			



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 42: MICROPROCESSOR REGISTER 0xE0H BIT DESCRIPTION

		GLOBAL REGISTER (0xE0H)		
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)
D7	SR/DR	Single Rail/Dual Rail Mode This bit sets the LIU to receive and transmit digital data in a single rail or a dual rail format. 0 = Dual Rail Mode 1 = Single Rail Mode	R/W	0
D6	ATAOS	Automatic Transmit All Ones If ATAOS is selected, an all ones pattern will be transmitted on any channel that experiences an RLOS condition. If an RLOS condi- tion does not occur, TAOS will remain inactive. 0 = Disabled 1 = Enabled	R/W	0
D5	RCLKE	Receive Clock Data 0 = RPOS/RNEG data is updated on the rising edge of RCLK 1 = RPOS/RNEG data is updated on the falling edge of RCLK	R/W	0
D4	TCLKE	Transmit Clock Data 0 = TPOS/TNEG data is sampled on the falling edge of TCLK 1 = TPOS/TNEG data is sampled on the rising edge of TCLK	R/W	0
D3	DATAP	Data Polarity 0 = Transmit input and receive output data is active "High" 1 = Transmit input and receive output data is active "Low"	R/W	0
D2	Reserved	This Register Bit is Not Used	R/W	0
D1	GIE	Global Interrupt Enable The global interrupt enable is used to enable/disable all interrupt activity for all 14 channels. This bit must be set "High" for the inter- rupt pin to operate. 0 = Disable all interrupt generation 1 = Enable interrupt generation to the individual channel registers	R/W	0
D0	SRESET	Software Reset Writing a "1" to this bit for more than 10μ S initiates a device reset for all internal circuits except the microprocessor register bits. To reset the registers to their default setting, use the Hardware Reset pin (See the pin description for more details).	R/W	0



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

	GLOBAL REGISTER (0xE1H)					
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	R/W	0		
D6	Reserved	This Register Bit is Not Used	R/W	0		
D5	Reserved	This Register Bit is Not Used	R/W	0		
D4	Reserved	This Register Bit is Not Used	R/W	0		
D3	Reserved	This Register Bit is Not Used	R/W	0		
D2	RxMUTE	Receiver Output Mute Enable If RxMUTE is selected, RPOS/RNEG will be pulled "Low" for any channel that experiences an RLOS condition. If an RLOS condi- tion does not occur, RxMUTE will remain inactive. 0 = Disabled 1 = Enabled	R/W	0		
D1	EXLOS	Extended Loss of Zeros The number of zeros required to declare a Digital Loss of Signal is extended to 4,096. 0 = Normal Operation 1 = Enables the EXLOS function	R/W	0		
D0	ICT	In Circuit Testing 0 = Normal Operation 1 = Sets all output pins to "High" impedance for in circuit testing	R/W	0		

TABLE 44: MICROPROCESSOR REGISTER 0xE2H BIT DESCRIPTION

	GLOBAL REGISTER (0xE2H)					
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	R/W	0		
D6		Receive Termination Select Control This bit sets the LIU to control the RxTSEL function with either the individual channel register bit or the global hardware pin. 0 = Control of the receive termination is set to the register bits 1 = Control of the receive termination is set to the hardware pin	R/W	0		
D[5:0]	Reserved	These Bits are Reserved	R/W	0		



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 45: MICROPROCESSOR REGISTER 0xE3H BIT DESCRIPTION

	GLOBAL REGISTER (0xE3h)					
Віт	Name	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	R/W	0		
D6	Reserved	This Register Bit is Not Used	R/W	0		
D5	Reserved	This Register Bit is Not Used	R/W	0		
D4	Reserved	This Register Bit is Not Used	R/W	0		
D3 D2	Reserved	This Register Bit is Not Used	R/W	0 0		
D1 D0	Reserved	This Register Bit is Not Used	R/W	0		

TABLE 46: MICROPROCESSOR REGISTER 0xE4H BIT DESCRIPTION

	GLOBAL REGISTER (0xE4H)					
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)		
D7	MclkT1out1	MCLKT1OUT Select	R/W	0		
D6	MclkT1out0	MclkT1out[1:0] is used to program the MCLKT1out pin. By default, the output clock is 1.544MHz. 00 = 1.544MHz 01 = 3.088MHz 10 = 6.176MHz 11 = 12.352MHz		0		
D5	MclkE1out1	MCLKE1OUT Select	R/W	0		
D4	MclkE1out0	MclkE1out[1:0] is used to program the MCLKE1out pin. By default, the output clock is 2.048MHz. 00 = 2.048MHz 01 = 4.096MHz 10 = 8.192MHz 11 = 16.384MHz		0		
D3	Reserved	This Register Bit is Not Used	R/W	0		
D2	Reserved	This Register Bit is Not Used	R/W	0		
D1	Reserved	This Register Bit is Not Used	R/W	0		
D0	Reserved	This Register Bit is Not Used	R/W	0		



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 47: MICROPROCESSOR REGISTER 0xE5H BIT DESCRIPTION

		GLOBAL REGISTER (0xE5H)		
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)
D7	LCV/OFLW	Line Code Violation / Counter Overflow Monitor Select This bit is used to select the monitoring activity between the LCV and the counter overflow status. When the 16-bit LCV counter sat- urates, the counter overflow condition is activated. By default, the LCV activity is monitored by bit D4 in register 0x05h. 0 = Monitoring LCV 1 = Monitoring the counter overflow status	R/W	0
D6	CNTRDEN	Line Code Violation Counter Read Enable This bit enables the 16-bit LCV counter contents to be read from bits D[7:0] in register 0xE8h. If a counter reaches full scale, it sat- urates and remains at FFFFh until a reset is initiated in register 0xE6h. By default, the LCV counter readback function is disabled. 0 = Disabled 1 = Enables the 16-bit LCV Counters for Readback	R/W	0
D5	Reserved	This Register Bit is Not Used	R/W	0
D4	Reserved	This Register Bit is Not Used	R/W	0
D3 D2 D1 D0	LCVCH3 LCVCH2 LCVCH1 LCVCH0	Line Code Violation Counter Select These bits are used to select which channel is to be addressed for reading the contents in register 0xE8h. It is also used to address the counter for a given channel when performing an update or reset on a per channel basis. By default, Channel 0 is selected. 0000 = None 0001 = Channel 0 0010 = Channel 1 0011 = Channel 2 0100 = Channel 3 0101 = Channel 4 0110 = Channel 5 0111 = Channel 6 1000 = Channel 7 1001 = Channel 8 1010 = Channel 9 1011 = Channel 10 1100 = Channel 11 1101 = Channel 12 1110 = Channel 13	R/W	0 0 0



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 48: MICROPROCESSOR REGISTER 0xE6H BIT DESCRIPTION

		GLOBAL REGISTER (0xE6H)		
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)
D7	Reserved	This Register Bit is Not Used	R/W	0
D6	Reserved	This Register Bit is Not Used	R/W	0
D5	Reserved	This Register Bit is Not Used	R/W	0
D4	allRST	LCV Counter Reset for All Channels This bit is used to reset all internal LCV counters to their default state 0000h. This bit must be set to "1" for 1μS. 0 = Normal Operation 1 = Resets all Counters	R/W	0
D3	allUPDATE	LCV Counter Update for All Channels This bit is used to latch the contents of all 14 counters into holding registers so that the value of each counter can be read. The chan- nel is addressed by using bits D[3:0] in register 0xE5h. 0 = Normal Operation 1 = Updates all Counters	R/W	0
D2	BYTEsel	LCV Counter Byte Select This bit is used to select the MSB or LSB for Reading the contents of the LCV counter for a given channel. The channel is addressed by using bits D[3:0] in register 0xE5h. By default, the LSB byte is selected. 0 = Low Byte 1 = High Byte	R/W	0
D1	chUPDATE	 LCV Counter Update Per Channel This bit is used to latch the contents of the counter for a given channel into a holding register so that the value of the counter can be read. The channel is addressed by using bits D[3:0] in register 0xE5h. 0 = Normal Operation 1 = Updates the Selected Channel 	R/W	0
D0	Reserved	LCV Counter Reset Per Channel This bit is used to reset the LCV counter of a given channel to its default state 0000h. The channel is addressed by using bits D[3:0] in register 0xE5h. This bit must be set to "1" for 1μ S. 0 = Normal Operation 1 = Resets the Selected Channel	R/W	0

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Experience Our Connectivity. REV. 1.0.4

TABLE 49: MICROPROCESSOR REGISTER 0xE7H BIT DESCRIPTION

	GLOBAL REGISTER (0xE7h)					
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)		
D7	Reserved	This Register Bit is Not Used	R/W	0		
D6	Reserved	This Register Bit is Not Used	R/W	0		
D5	Reserved	This Register Bit is Not Used	R/W	0		
D4	Reserved	This Register Bit is Not Used	R/W	0		
D3	Reserved	This Register Bit is Not Used	R/W	0		
D2	Reserved	This Register Bit is Not Used	R/W	0		
D1	Reserved	This Register Bit is Not Used	R/W	0		
D0	Reserved	This Register Bit is Not Used	R/W	0		

TABLE 50: MICROPROCESSOR REGISTER 0xE8H BIT DESCRIPTION


GLOBAL REGISTER (0XE8H)							
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)			
D7	LCVCNT7	Line Code Violation Byte Contents	RO				
D6		These bits contain the LCV counter contents of the Byte selected					
D5	LCVCNT5	by bit D2 in register 0xE6h for a given channel. The channel is					
D4	LCVCNT4	addressed by using bits D[3:0] in register 0xE5h. By default, the					
D3	LCVCNT3	contents contain the LSB, however no channel is selected					
D2	LCVCNT2						
D1	LCVCNT1						
D0	LCVCNT0						



6.2.1 Clock Select Register

The input clock source is used to generate all the necessary clock references internally to the LIU. The microprocessor timing is derived from a PLL output which is chosen by programming the Clock Select Bits in register 0xE9h. Therefore, if the clock selection bits are being programmed, the frequency of the PLL output will be adjusted accordingly. During this adjustment, it is important to "Not" write to any other bit location within the same register while selecting the input/output clock frequency. For best results, register 0xE9h can be broken down into two sub-registers with the MSB being bits D[7:4] and the LSB being bits D[3:0] as shown in Figure 61. Note: Bits D[7:6] are reserved.

FIGURE 61. REGISTER 0xE9H SUB REGISTERS



Programming Examples:

Example 1: Changing bits D[7:4]

If bits D[7:4] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

Example 2: Changing bits D[3:0]

If bits D[3:0] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

Example 3: Changing bits within the MSB and LSB

In this scenario, one must initiate TWO write operations such that the MSB and LSB do not change within ONE write cycle. It is recommended that the MSB and LSB be treated as two independent sub-registers. One can either change the clock selection (LSB) and then change bits D[5:4] (MSB) on the SECOND write, or vice-versa. No order or sequence is necessary.



XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 51: MICROPROCESSOR REGISTER 0xE9H BIT DESCRIPTION

		GLOBAL REGISTER (0xE9H)			
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)	
D7	Reserved	This Register Bit is Not Used	R/W	0	
D6	Reserved	This Register Bit is Not Used	R/W	0	
D5	ALLT1/E1	T1/E1 ControlThis bit is used to reduce system noise and power consumption. Ifthe ALL T1/E1 mode is enabled, all output clock references(excluding the 8kHzout in E1 mode only) are internally shut off. Bydefault, the ALL T1/E1 mode is enabled.0 = Enabled (reduce clock switching and power consumption)1 = Disabled (all clock references are available)	R/W	0	
D4	TCLKCNL	Transmit Clock Control This bit is used to select the transmit output activity at TTIP/TRING when TCLK is either pulled "Low", pulled "High", or missing. 0 = Transmit All Zeros 1 = TAOS (Transmit All Ones)	R/W	0	
D3 D2 D1 D0	CLKSEL3 CLKSEL2 CLKSEL1 CLKSEL0	Clock Input Select CLKSEL[3:0] is used to select the input clock source used as the internal timing reference. 0000 = 2.048 MHz 0001 = 1.544 MHz 0011 = 1.544 MHz 0010 = 8 kHz 0011 = 16 kHz 0100 = 56 kHz 0101 = 64 kHz 0111 = 256 kHz 1010 = 4.096 Mhz 1001 = 3.088 Mhz 1010 = 8.192 Mhz 1011 = 6.176 Mhz 1100 = 16.384 Mhz 1101 = 12.352 Mhz 1111 = 1.544 Mhz	R/W	0 0 0	



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 52: MICROPROCESSOR REGISTER 0XEAH BIT DESCRIPTION

		GLOBAL REGISTER (0xEAH)		
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)
D7	GCHIS7	Global Channel Interrupt Status for Channel 7 0 = No interrupt activity from channel 7 1 = Interrupt was generated from channel 7	RUR	0
D6	GCHIS6	Global Channel Interrupt Status for Channel 6 0 = No interrupt activity from channel 6 1 = Interrupt was generated from channel 6	RUR	0
D5	GCHIS5	Global Channel Interrupt Status for Channel 5 0 = No interrupt activity from channel 5 1 = Interrupt was generated from channel 5	RUR	0
D4	GCHIS4	Global Channel Interrupt Status for Channel 4 0 = No interrupt activity from channel 4 1 = Interrupt was generated from channel 4	RUR	0
D3	GCHIS3	Global Channel Interrupt Status for Channel 3 0 = No interrupt activity from channel 3 1 = Interrupt was generated from channel 3	RUR	0
D2	GCHIS2	Global Channel Interrupt Status for Channel 2 0 = No interrupt activity from channel 2 1 = Interrupt was generated from channel 2	RUR	0
D1	GCHIS1	Global Channel Interrupt Status for Channel 1 0 = No interrupt activity from channel 1 1 = Interrupt was generated from channel 1	RUR	0
D0	GCHIS0	Global Channel Interrupt Status for Channel 0 0 = No interrupt activity from channel 0 1 = Interrupt was generated from channel 0	RUR	0

TABLE 53: MICROPROCESSOR REGISTER 0XEBH BIT DESCRIPTION

	GLOBAL REGISTER (0xEBH)						
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)			
D7	Reserved	This Register Bit is Not Used	RUR	0			
D6	Reserved	This Register Bit is Not Used	RUR	0			
D5	GCHIS13	Global Channel Interrupt Status for Channel 13 0 = No interrupt activity from channel 13 1 = Interrupt was generated from channel 13	RUR	0			
D4	GCHIS12	Global Channel Interrupt Status for Channel 12 0 = No interrupt activity from channel 12 1 = Interrupt was generated from channel 12	RUR	0			



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

GLOBAL REGISTER (0xEBH)						
Віт	Nаме	FUNCTION	Register Type	Default Value (HW reset)		
D3	GCHIS11	Global Channel Interrupt Status for Channel 11 0 = No interrupt activity from channel 11 1 = Interrupt was generated from channel 11	RUR	0		
D2	GCHIS10	Global Channel Interrupt Status for Channel 10 0 = No interrupt activity from channel 10 1 = Interrupt was generated from channel 10	RUR	0		
D1	GCHIS9	Global Channel Interrupt Status for Channel 9 0 = No interrupt activity from channel 9 1 = Interrupt was generated from channel 9	RUR	0		
D0	GCHIS8	Global Channel Interrupt Status for Channel 8 0 = No interrupt activity from channel 8 1 = Interrupt was generated from channel 8	RUR	0		

TABLE 54: E1 ARBITRARY SELECT

	E1 ARBITRARY SELECT REGISTER (0xF4H)							
Віт			Register Type	Default Value (HW reset)				
D[7:1]	Reserved							
D0	E1arben	E1 Arbitrary Pulse Enable This bit is used to enable the Arbitrary Pulse Generators for shap- ing the transmit pulse shape when E1 mode is selected. If this bit is set to "1", all 14 channels will be configured for the Arbitrary Mode. However, each channel is individually controlled by pro- gramming the channel registers 0xn8 through 0xnF, where n is the number of the channel. "0" = Disabled (Normal E1 Pulse Shape ITU G.703) "1" = Arbitrary Pulse Enabled	R/W	0				



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 55: DEVICE "ID" REGISTER (0xFEH)

Віт	Name	FUNCTION	Register Type	DEFAULT VALUE (HW RESET)
D7	Device "ID"	The device "ID" of the XRT83SH314S short haul LIU is 0xFEh.	RO	1
D6		Along with the revision "ID", the device "ID" is used to enable soft-		1
D5		ware to identify the silicon adding flexibility for system control and debug.		1
D4				1
D3				0
D2				1
D1				1
D0				0

TABLE 56: MICROPROCESSOR REGISTER 0XFFH BIT DESCRIPTION

	REVISION "ID" REGISTER (0xFFH)							
Віт	NAME	FUNCTION	Register Type	Default Value (HW reset)				
D7 D6 D5 D4 D3 D2 D1 D0	Revision "ID"	The revision "ID" of the XRT83SH314S LIU is used to enable soft- ware to identify which revision of silicon is currently being tested. The revision "ID" for the first revision of silicon will be 0x01h.	RO	0 0 0 0 0 0 0 1				

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

7.0 ELECTRICAL CHARACTERISTICS

TABLE 57: ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Operating Temperature	-40°C to +85°C
Supply Voltage	-0.5V to +3.8V
Vin	-0.5V to +5.5V

TABLE 58: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	Min	Түр	Мах	Units
Power Supply Voltage	VDD	3.13	3.3	3.46	V
Input High Voltage	V _{IH}	2.0	-	5.0	V
Input Low Voltage	V _{IL}	-0.5	-	0.8	V
Output High Voltage IOH=2.0mA	V _{OH}	2.4	-		V
Output Low Voltage IOL=2.0mA	V _{OL}	-	-	0.4	V
Input Leakage Current	ΙL	-	-	±10	μA
Input Capacitance	CI	-	5.0		pF
Output Lead Capacitance	CL	-	-	25	pF

Note: Input leakage current excludes pins that are internally pulled "Low" or "High"

TABLE 59: AC ELECTRICAL CHARACTERISTICS

VDD=3.3V ±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED							
PARAMETER SYMBOL MIN TYP MAX UNITS							
MCLKin Clock Duty Cycle		40	-	60	%		
MCLKin Clock Tolerance		-	±50	-	ppm		

	VDD=3.3V ±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED									
Mode	SUPPLY Voltage	IMPEDANCE	RECEIVER	TRANSMITTER	Түр	Мах	Unit	TEST CONDITION		
E1	3.3V	75Ω	1:1	1:2	1.914 2.574	-	W	50% ones 100% ones		
E1	3.3V	120Ω	1:1	1:2	1.749 2.277	-	W	50% ones 100% ones		
T1	3.3V	100Ω	1:1	1:2	2.277 3.389	-	W	50% ones 100% ones		

TABLE 60: POWER CONSUMPTION





14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

TABLE 61: E1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V ±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	Min	Түр	Мах	Unit	TEST CONDITION
Receiver Loss of Signal					
Number of consecutive zeros before RLOS is declared	-	32	-		
Input signal level at RLOS	15	24	-	dB	Cable attenuation @ 1024kHz
RLOS clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233
Receiver Sensitivity (short haul with cable loss)	11	-	-	dB	With nominal pulse amplitude of 3.0V for 120Ω and 2.37V for 75Ω with -18dB interference signal added.
Input Impedance	-	13	-	kΩ	
Input Jitter Tolerance 1Hz 10kHz - 100kHz	37 0.2	-	-	UI _{p-p} UI _{p-p}	ITU-G.823
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	36 -	- -0.5	kHz dB	ITU-G.736
Jitter Attenuator Corner Fre- quency JABW = 0 JABW = 1	-	10 1.5	-	Hz Hz	ITU-G.736
Return Loss 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	- - -	- - -	dB dB dB	ITU-G.703

XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



VDD=3.3V ±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	Min	Түр	ΜΑΧ	Unit	TEST CONDITION
Receiver Loss of Signal					
Number of consecutive zeros before RLOS is declared	160	175	190		
Input signal level at RLOS	15	24	-	dB	Cable attenuation @ 772kHz
RLOS clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233
Receiver Sensitivity (short haul with cable loss)	12	-	-	dB	With nominal pulse amplitude of $3.0V$ for 100Ω termination.
Input Impedance	-	13	-	kΩ	
Input Jitter Tolerance 1Hz 10kHz - 100kHz	138 0.4	- -	-	UI _{p-p} UI _{p-p}	AT&T Pub 62411
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	9.8 -	- 0.1	kHz dB	TR-TSY-000499
Jitter Attenuator Corner Fre- quency	-	6	-	Hz	AT&T Pub 62411
Return Loss 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	20 25 25		dB dB dB	

TABLE 62: T1 RECEIVER ELECTRICAL CHARACTERISTICS



14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

VDD=3.3V ±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	ΜιΝ	Түр	Мах	Unit	TEST CONDITION
AMI Output Pulse Amplitude					
75Ω	2.13	2.37	2.60	V	1:2 Transformer
120Ω	2.70	3.00	3.30	V	
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05		ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05		ITU-G.703
Jitter Added by the Transmitter Output	-	0.025	0.05	UI _{p-p}	Broad Band with jitter free TCLK applied to the input.
Output Return Loss					
51kHz - 102kHz	8	-	-	dB	ETSI 300 166, CHPTT
102kHz - 2048kHz	14	-	-	dB	
2048kHz - 3072kHz	10	-	-	dB	

TABLE 63: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

TABLE 64: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	Min	Түр	ΜΑΧ	Unit	TEST CONDITION
AMI Output Pulse Amplitude	2.4	3.0	3.6	V	1:2 Transformer measured at DSX-1
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20		ANSI T1.102
Output Pulse Amplitude Imbal- ance	-	-	±200	mV	ANSI T1.102
Jitter Added by the Transmitter Output	-	0.025	0.05	UI _{p-p}	Broad Band with jitter free TCLK applied to the input.
Output Return Loss 51kHz - 102kHz 102kHz - 2048kHz	-	15 15	-	dB dB	
102kHz - 2048kHz 2048kHz - 3072kHz	-	15	-	dB	


XRT83SH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT



ORDERING INFORMATION

PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE		
XRT83SH314IB	304 LEAD PBGA	-40 ⁰ C to +85 ⁰ C		

PACKAGE DIMENSIONS (DIE DOWN)





REVISION HISTORY

REVISION #	DATE	DESCRIPTION
P1.0.0	04/14/04	First release of the 14-Channel LIU Preliminary Datasheet
P1.0.1	11/02/04	
P1.0.2	12/09/04	Corrected pinout diagram. Package outline changed from TBGA to PBGA.
1.0.3	5/30/06	Replaced TBD in power dissapation table with values.
1.0.4	10/12/06	Added Intel Async timing diagram.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2006 EXAR Corporation

Datasheet October 2006.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.