SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
 - ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

The 'AHC367 devices are hex buffers and line drivers designed for 2-V to 5.5-V V_{CC} operation.

These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'AHC367 devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHC367 J OR W PACKAGE
SN74AHC367 D, DB, DGV, N, OR PW PACKAGE
(TOP VIEW)

	(,	
1 <mark>0E</mark> 1A1	1	υ	16 15] V <u>cc</u>] 20E
1Y1 1A2	3		14	2A2
1Y2			12] 2A1
1A3 1Y3	6 7		11 10] 2Y1] 1A4
GND	8		9] 1Y4

SN54AHC367 . . . FK PACKAGE (TOP VIEW)

	VCC VC	20E
1V1		
1Y1 1A2 NC 1Y2	4 5	18 2A2 17 2Y2
NC	6	16 🛛 NC
1Y2] 7	15 🖸 2A1
1A3	8	14 2Y1
		3
	173 GND NC 174	A4

NC - No internal connection

TA	PACKA	GE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC367N	SN74AHC367N
	SOIC - D	Tube	SN74AHC367D	AHC367
-40°C to 85°C	3010 - 0	Tape and reel	SN74AHC367DR	Anosor
-40 0 10 03 0	SSOP – DB	Tape and reel	SN74AHC367DBR	HA367
	TSSOP – PW	Tape and reel	SN74AHC367PWR	HA367
	TVSOP – DGV	Tape and reel	SN74AHC367DGVR	HA367
	CDIP – J	Tube	SNJ54AHC367J	SNJ54AHC367J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC367W	SNJ54AHC367W
	LCCC – FK	Tube	SNJ54AHC367FK	SNJ54AHC367FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

FUNCTION TABLE (each buffer/driver)									
INPUTS OUTPUT									
OE	Α	Y							
L	Н	Н							
L	L	L							
н	Х	Z							

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1)		–0.5 V to 7 V
Input clamp current, I_{IK} (V _I < 0)		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CO}		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ_{JA} (see Note 2)	: D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

recommended operating conditions (see Note 3)

			SN54A	HC367	SN74A	HC367	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		9	VCC	0	VCC	V
		$V_{CC} = 2 V$	20	-50		-50	μA
IОН	High-level output current	V_{CC} = 3.3 V ± 0.3 V	50	-4		-4	mA
		V_{CC} = 5 V ± 0.5 V		-8		-8	ШA
		V _{CC} = 2 V		50		50	μA
IOL	Low-level output current	V_{CC} = 3.3 V ± 0.3 V		4		4	mA
		V_{CC} = 5 V ± 0.5 V		8		8	ma
Δt/Δv		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V
ΔUΔV	Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20		20	IIS/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54A	HC367	SN74A	HC367	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36	(C)	0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36	00	0.5		0.44	
l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1	40	±1*		±1	μA
loz	$\frac{V_{I}}{OE} = V_{CC} \text{ or GND, } V_{O} = V_{CC} \text{ or GND,}$	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		5.1						pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

00	-			-	-						
PARAMETER	FROM	то	LOAD	Τį	λ = 25°C	;	SN54A	HC367	SN74A	HC367	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	Y	C _I = 15 pF		4.7*	8.3*	1*	10*	1	10	ns
^t PHL	A	T			4.7*	83*	1*	10*	1	10	115
^t PZH	OE	Y	Ci = 15 pE		5.1*	10.5*	1*	12.5*	1	12.5	ns
tPZL	0E	r	C _L = 15 pF		5.1*	10.5*	1*	12.5*	1	12.5	115
^t PHZ	OE	Y	C _I = 15 pF		4*	10.5*	1*	12.5*	1	12.5	ns
^t PLZ	UE	I	0L = 15 pr		4.9*	10.5*	1*	12.5*	1	12.5	115
^t PLH	А	Y	$C_{\rm L} = 50 \rm pE$		6.1	11.8	t)	13.5	1	13.5	ns
^t PHL	A	T	C _L = 50 pF		6.2	11.8	$\overline{n_{Q}}$	13.5	1	13.5	115
^t PZH	ŌĒ	Y	C _I = 50 pF		6.4	14	0 1 K	16	1	16	ns
^t PZL	UE		0L = 00 bi		6.8	14	× 1	16	1	16	115
^t PHZ	ŌE	Y	C _L = 50 pF		6.2	13.6	1	15.5	1	15.5	ns
^t PLZ	UE		0L = 30 pr		7.3	13.6	1	15.5	1	15.5	115

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \ V \pm 0.5 \ V$ (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	Т	₄ = 25° Ω	;	SN54A	HC367	SN74A	HC367	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	Y	C _I = 15 pF		3.4*	5.9*	1*	7*	1	7	ns
^t PHL	A	ř	CL = 15 pr		3.6*	5.9*	1*	7*	1	7	115
^t PZH	OE	Y	Ci = 15 pE		3.6*	7.2*	1*	8.5*	1	8.5	ns
^t PZL	UE	r	C _L = 15 pF		3.8*	7.2*	1*	8.5*	1	8.5	115
^t PHZ	OE	Y	C _I = 15 pF		2.6*	7.2*	0*	8.5*	0	8.5	ns
^t PLZ		I	0 <u>[</u> = 15 pi		2.6*	7.2*	0*	8.5*	0	8.5	115
^t PLH	А	v	$C_{\rm L} = 50 \rm pE$		4.3	7.9	5	9	1	9	
^t PHL	A	Y	C _L = 50 pF		4.5	7.9	τ_{Q}	9	1	9	ns
^t PZH	OE	Y	$C_{\rm L} = 50 \rm pE$		4.6	9.2	A 1	10.5	1	10.5	
^t PZL		ſ	C _L = 50 pF		4.9	9.2	1	10.5	1	10.5	ns
^t PHZ	OE	Y	C _L = 50 pF		3.4	9.2	0	10.5	0	10.5	ns
^t PLZ	OE	r	CL = 50 pr		4.5	9.2	0	10.5	0	10.5	115

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C (see Note 4)

	Quiet output, minimum dynamic V _{OL}	SN7	74AHC3	67	UNIT
	FARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.9		V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.2		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER				ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	No load,	f = 1 MHz	22.4	pF



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHC367D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC367	
SN74AHC367DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC367	Samples
SN74AHC367N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC367N	Samples
SN74AHC367PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA367	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC367DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC367PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74AHC367DR	SOIC	D	16	2500	340.5	336.1	32.0	
SN74AHC367PWR	TSSOP	PW	16	2000	356.0	356.0	35.0	

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHC367D	D	SOIC	16	40	507	8	3940	4.32
SN74AHC367N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC367N	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated