











SCDS388A - NOVEMBER 2018 - REVISED NOVEMBER 2018

TMUX1108

TMUX1108 5V / ±2.5V, Low-Leakage-Current, 8:1 Precision Multiplexer

1 Features

Wide Supply Range: ±2.5 V, 1.08 V to 5.5 V

Low Leakage Current: 3 pA
 Low Charge Injection: 1 pC
 Low On-Resistance: 2.5 Ω

-40°C to +125°C Operating Temperature

• 1.8 V Logic Compatible

Fail-Safe Logic

· Rail to Rail Operation

· Bidirectional Signal Path

· Break-Before-Make Switching Action

ESD Protection HBM: 2000 V

2 Applications

- · Ultrasound Scanners
- Patient Monitoring & Diagnostics
- Optical Networking
- Optical Test Equipment
- Remote Radio Unit
- · ATE Test Equipment
- Factory Automation and Industrial Process Controls
- Programmable Logic Controllers (PLC)
- · Analog Input Modules
- Digital Multimeters
- Battery Monitoring Systems

3 Description

The TMUX1108 is a precision complementary metal-oxide semiconductor (CMOS) multiplexer (MUX). The TMUX1108 offers a single channel, 8:1 configuration. Wide operating supply of 1.08 V to 5.5 V allows for use in a wide array of applications from medical equipment to industrial systems. The device supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from GND to V_{DD} . All logic inputs have 1.8 V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.


The TMUX1108 is part of the precision switches and multiplexers family of devices. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 8nA and small package options enable use in portable applications.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUNATOO	TSSOP (16)	5.00 mm × 4.40 mm
TMUX1108	QFN (16)	2.60 mm x 1.80 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

Application Example



Block Diagram






Table of Contents

1	Features 1		8.3 Feature Description	
2	Applications 1		8.4 Device Functional Modes	25
3	Description 1	9	Application and Implementation	. 26
4	Revision History2		9.1 Application Information	. 26
5	Device Comparison Table		9.2 Typical Application	26
6	Pin Configuration and Functions		9.3 Design Requirements	. 26
7	•		9.4 Detailed Design Procedure	. 27
1	Specifications		9.5 Application Curve	27
	7.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 27
	7.2 ESD Ratings	11	Layout	. 28
	The state of the s		11.1 Layout Guidelines	
	7.4 Thermal Information		11.2 Layout Example	
	7.5 Electrical Characteristics (V _{DD} = 5 V ±10 %) 5 7.6 Electrical Characteristics (V _{DD} = 3.3 V ±10 %) 7	12	Device and Documentation Support	
	The Electrical Collaboration (1990) and 1970 and		12.1 Documentation Support	
	7.7 Electrical Characteristics (V _{DD} = 2.5 V ±10 %), (V _{SS} = -2.5 V ±10 %)		12.2 Related Links	
	7.8 Electrical Characteristics (V _{DD} = 1.8 V ±10 %) 11		12.3 Receiving Notification of Documentation Updates	
	7.9 Electrical Characteristics (V _{DD} = 1.2 V ±10 %) 13		12.4 Community Resources	
	7.10 Typical Characteristics		12.5 Trademarks	
8	Detailed Description		12.6 Electrostatic Discharge Caution	
•	8.1 Overview		12.7 Glossary	
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	
	-		Information	. 29

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Ci	nanges from Original (November 2018) to Revision A	Page
•	Added footnotes to Absolute Maximum Ratings: table	4
•	Added RSV (QFN) thermal information to Thermal Information: table	4
•	Added footnote to clarify test conditions	7
•	Changed leakage current test conditions for dual supply	9




5 Device Comparison Table

PRODUCT	DESCRIPTION		
TMUX1108	8:1, 1-Channel. single-ended multiplexer		

6 Pin Configuration and Functions





Pin Functions

	PIN	PIN TYPE ⁽¹⁾		DECODIDATION		
NAME	TSSOP	UQFN	I YPE\"	DESCRIPTION		
A0	1	15	I	Address line 0		
EN	2	16	1	Active high logic input. When this pin is low, all switches are turned off. When this pin is high, the A[2:0] logic inputs determine which switch is turned on.		
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND. V _{SS} can be connected to ground for single supply applications.		
S1	4	2	I/O	Source pin 1. Can be an input or output.		
S2	5	3	I/O	Source pin 2. Can be an input or output.		
S3	6	4	I/O	Source pin 3. Can be an input or output.		
S4	7	5	I/O	Source pin 4. Can be an input or output.		
D	8	6	I/O	Drain pin. Can be an input or output.		
S8	9	7	I/O	Source pin 8. Can be an input or output.		
S7	10	8	I/O	Source pin 7. Can be an input or output.		
S6	11	9	I/O	Source pin 6. Can be an input or output.		
S5	12	10	I/O	Source pin 5. Can be an input or output.		
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		
GND	14	12	Р	Ground (0 V) reference		
A2	15	13	I	Address line 2		
A1	16	14	1	Address line 1		

(1) I = input, O = output, I/O = input and output, P = power



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V _{DD} -V _{SS}		-0.5	6	V
V_{DD}	Supply voltage	-0.5	6	V
V_{SS}		-3.0	0.3	V
V_{SEL} or V_{EN}	Logic control input pin voltage (EN, A0, A1, A2)	-0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (EN, A0, A1, A2)	-30	30	mA
V_S or V_D	Source or drain voltage (Sx, D)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	-30	30	mA
T _{stg}	Storage temperature	-65	150	°C
T_{J}	Junction temperature		150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	TINU
V_{DD}	Positive power supply voltage (single)	1.08	5.5	٧
V_{SS}	Negative power supply voltage (dual)	-2.75	0	٧
V_{DD} - V_{SS}	Supply rail voltage difference	1.08	5.5	V
V_S or V_D	Signal path input/output voltage (source or drain pin) (Sx, D)	V_{SS}	V_{DD}	V
V_{SEL} or V_{EN}	Address or enable pin voltage	0	5.5	٧
T_A	Ambient temperature	-40	125	°C

7.4 Thermal Information

		DEVICE	DEVICE	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RSV (QFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.9	134.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	49.3	74.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.2	62.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.6	4.3	°C/W
Y_{JB}	Junction-to-board characterization parameter	64.6	61.1	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics ($V_{DD} = 5 \text{ V } \pm 10 \text{ \%}$)

at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
			25°C		2.5	4	Ω
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			4.5	Ω
		ISD = TO IIIA	-40°C to +125°C			4.9	Ω
			25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			0.4	Ω
	Chameis	ISD = TO IIIA	-40°C to +125°C			0.5	Ω
			25°C		0.85		Ω
R _{ON}	On-resistance flatness	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.6	Ω
FLAT		ISD = TO IIIA	-40°C to +125°C			1.6	Ω
		V _{DD} = 5 V	25°C	-0.08	±0.005	0.08	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-0.3	2.5 0.13 0.85 0.85 0.85 0.9 0.1 ±0.01 -1 5.5 0.25 ±0.003 0.5 95 0.1 ±0.01 .75 -4 .49 0 ±0.005	0.3	nA
0(011)		$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 5 V Switch Off	25°C	-0.1	±0.01	0.1	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾		-40°C to +85°C	-1		1	nA
Drain on leakage current	$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$	-40°C to +125°C	-5.5		5.5	nA	
		V _{DD} = 5 V	25°C	-0.025	±0.003	0.025	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		$V_D = V_S = 2.5 \text{ V}$	-40°C to +125°C	-0.95		0.95	nA
		V _{DD} = 5 V	25°C	-0.1	±0.01	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.75		0.75	nA
I _{S(ON)}		$V_D = V_S = 4.5 \text{ V} / 1.5 \text{ V}$	-40°C to +125°C	-4		4	nA
LOGIC	INPUTS (EN, A0, A1, A2)			*			
V _{IH}	Input logic high		-40°C to +125°C	1.49		5.5	٧
V _{IL}	Input logic low		-40°C to +125°C	0		0.87	٧
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		рF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY						
	V gupply gurrent	Logic inpute 0 V or F F V	25°C		0.008		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μΑ

⁽¹⁾ When $V_{\mbox{\scriptsize S}}$ is 4.5 V, $V_{\mbox{\scriptsize D}}$ is 1.5 V, and vice versa.



Electrical Characteristics (V_{DD} = 5 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS	,	<u>'</u>				
			25°C		14		ns
t _{TRAN}	Transition time between channels	$V_S = 3 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			18	ns
		11[= 200 12, O[= 13 pi	-40°C to +125°C			19	ns
			25°C		8		ns
t _{OPEN}	Break before make time	$V_S = 3 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C	1			ns
(BBM)		11[- 200 sz, O[- 15 pi	-40°C to +125°C	1			ns
			25°C		12		ns
t _{ON(EN)}	Enable turn-on time	$V_S = 3 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			19	ns
		π[– 200 32, Θ[– 13 βι	-40°C to +125°C			20	ns
	Enable turn-off time	$V_S = 3 V$ $R_L = 200 \Omega, C_L = 15 pF$	25°C		6		ns
t _{OFF(EN)}			-40°C to +85°C			8	ns
			-40°C to +125°C			9	ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C		-1		рС
^	0"1 1"	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
.,	0	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$	25°C		90		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		60		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		65		pF

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



7.6 Electrical Characteristics ($V_{DD} = 3.3 \text{ V } \pm 10 \text{ \%}$)

at $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH	•					
			25°C		4	8.75	Ω
R _{ON}	On-resistance	$V_S = 0 V \text{ to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C				Ω
		ISD = TO THA	-40°C to +125°C			9.75	Ω
			25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	$V_S = 0 V \text{ to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			0.4	Ω
	Gridinicis	ISD = TO TIM	-40°C to +125°C			0.5	Ω
_			25°C		1.9		Ω
R _{ON} FLAT	On-resistance flatness	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C		2		Ω
FLAI		ISD = TO MIA	-40°C to +125°C		2.2		Ω
		$V_{DD} = 3.3 \text{ V}$	25°C	-0.05	±0.001	0.05	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off V _D = 3 V / 1 V	-40°C to +85°C	-0.1		0.1	nA
, ,		$V_D = 3 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 3 \text{ V}$	-40°C to +125°C	-0.5		0.5	nA
	Drain off leakage current ⁽¹⁾	$V_{DD} = 3.3 \text{ V}$ Switch Off $V_{D} = 3 \text{ V} / 1 \text{ V}$ $V_{S} = 1 \text{ V} / 3 \text{ V}$	25°C	-0.1	±0.005	0.1	nA
I _{D(OFF)}			-40°C to +85°C	-0.5		0.5	nA
ID(OFF)			-40°C to +125°C	-1.5		1.5	nA
		V _{DD} = 3.3 V	25°C	-0.1	±0.005	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		$V_D = V_S = 3 V / 1 V$	-40°C to +125°C	-1.5		1.5	nA
LOGIC	INPUTS (EN, A0, A1, A2)						
V_{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V_{IL}	Input logic low		-40°C to +125°C	0		8.0	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V supply current	Logic inputs = 0 V or 5.5 V	25°C		0.006		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 v or 5.5 v	-40°C to +125°C			1	μΑ

⁽¹⁾ When $V_{\mbox{\scriptsize S}}$ is 3 V, $V_{\mbox{\scriptsize D}}$ is 1 V, and vice versa.



Electrical Characteristics (V_{DD} = 3.3 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS	<u> </u>					
			25°C		15		ns
t _{TRAN}	Transition time between channels	$V_S = 2 V$ $R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			23	ns
		11[= 200 12, O[= 15 pi	-40°C to +125°C			23	ns
			25°C		8		ns
t _{OPEN}	Break before make time	$V_S = 2 V$ $R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		11[= 200 sz, O[= 15 pi	-40°C to +125°C	1			ns
			25°C		14		ns
t _{ON(EN)}	Enable turn-on time	$V_S = 2 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			25	ns
		11 <u>1</u> = 200 32, 0 <u>1</u> = 10 pi	-40°C to +125°C			25	ns
	Enable turn-off time		25°C		7		ns
t _{OFF(EN)}		$V_S = 2 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			12	ns
		11[= 200 sz, O[= 15 pi	-40°C to +125°C			12	ns
Q_C	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C		-2		рС
0		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
.,	0	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$	25°C		90		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		60		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		65		pF

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



7.7 Electrical Characteristics (V_{DD} = 2.5 V ±10 %), (V_{SS} = -2.5 V ±10 %)

at $T_A = 25$ °C, $V_{DD} = +2.5$ V, $V_{SS} = -2.5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G SWITCH						
			25°C		2.5	4	Ω
R _{ON}	On-resistance	$V_S = V_{SS}$ to V_{DD} $I_{SD} = 10$ mA	-40°C to +85°C			4.5	Ω
		ISD = 10 IIIA	-40°C to +125°C			4.9	Ω
			25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	$V_S = V_{SS}$ to V_{DD} $I_{SD} = 10$ mA	-40°C to +85°C			0.4	Ω
		ISD = 10 IIIA	-40°C to +125°C			0.5	Ω
_			25°C		0.85		Ω
R _{ON}	On-resistance flatness	$V_S = V_{SS}$ to V_{DD} $I_{SD} = 10$ mA	-40°C to +85°C			1.6	Ω
FLAT		ISD = 10 IIIA	-40°C to +125°C			1.6	Ω
		$V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$	25°C	-0.08	±0.005	0.08	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-0.3		0.3	nA
-()		$V_D = +2 V / -1 V$ $V_S = -1 V / +2 V$	-40°C to +125°C	-0.9		0.9	nA
		$V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$	25°C	-0.1	±0.01	0.1	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-1		1	nA
		$V_D = +2 V / -1 V$ $V_S = -1 V / +2 V$	-40°C to +125°C	-5.5		5.5	nA
	Channel on leakage current	$V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$	25°C	-0.1	±0.01	0.1	nA
I _{D(ON)}		Switch On	-40°C to +85°C	-0.75		0.75	nA
I _{S(ON)}		$V_D = V_S = +2 \text{ V} / -1 \text{ V}$	-40°C to +125°C	-4		4	nA
LOGIC	INPUTS (EN, A0, A1, A2)						
V _{IH}	Input logic high		-40°C to +125°C	1.2		2.75	٧
V_{IL}	Input logic low		-40°C to +125°C	0		0.73	٧
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V supply surrent	Logic inputs = 0 V or 2.75 V	25°C		0.008		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 v of 2.75 v	-40°C to +125°C			1	μΑ
1	V cupply ourrent	Logic inputs = 0 V or 2.75 V	25°C		0.008		μΑ
I_{SS}	V _{SS} supply current	Logic inputs = 0 V or 2.75 V	-40°C to +125°C			1	μΑ

⁽¹⁾ When V_S is positive, V_D is negative, and vice versa.



Electrical Characteristics (V_{DD} = 2.5 V ±10 %), (V_{SS} = -2.5 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = +2.5$ V, $V_{SS} = -2.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						-
			25°C		14		ns
t _{TRAN}	Transition time between channels	$V_S = 1.5 \text{ V}$ $R_L = 200 \Omega, C_L = 15 \text{ pF}$	-40°C to +85°C			21	ns
		π[= 200 Ω, Ο[= 13 μ	-40°C to +125°C			21	ns
			25°C		8		ns
t _{OPEN}	Break before make time	$V_S = 1.5 \text{ V}$ $R_L = 200 \Omega, C_L = 15 \text{ pF}$	-40°C to +85°C	1			ns
(BBM)		11[= 200 sz, O[= 10 pi	-40°C to +125°C	1			ns
			25°C		13		ns
t _{ON(EN)}	Enable turn-on time	$V_S = 1.5 \text{ V}$ $R_1 = 200 \Omega, C_1 = 15 \text{ pF}$	-40°C to +85°C			21	ns
		11 <u>1</u> = 200 32, 0 <u>1</u> = 10 pi	-40°C to +125°C			21	ns
	Enable turn-off time		25°C		8		ns
t _{OFF(EN)}		$V_S = 1.5 \text{ V}$ $R_I = 200 \Omega, C_I = 15 \text{ pF}$	-40°C to +85°C			11	ns
		11[= 200 sz, O[= 10 pi	-40°C to +125°C			12	ns
Q_C	Charge Injection	$V_S = -1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C		-2.5		рС
0		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
.,	0	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		–45		dB
BW	Bandwidth	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$	25°C		85		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		60		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		65		pF

Product Folder Links: TMUX1108

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



7.8 Electrical Characteristics ($V_{DD} = 1.8 \text{ V } \pm 10 \text{ \%}$)

at $T_A = 25$ °C, $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH			1		'	
			25°C		40		Ω
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			80	Ω
		ISD = TO IIIA	-40°C to +125°C			80	Ω
			25°C		0.3		Ω
ΔR_{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω
	Chamieis	ISD = TO IIIA	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.98 V	25°C	-0.05	±0.003	0.05	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-0.1		0.1	nA
0(0)	Ů	$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$	-40°C to +125°C	-0.5		0.5	nA
	Drain off leakage current ⁽¹⁾	V _{DD} = 1.98 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(OFF)}$		Switch Off	-40°C to +85°C	-0.3		0.3	nA
		$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$	-40°C to +125°C	-1.5		1.5	nA
		V _{DD} = 1.98 V	25°C	-0.1	±0.003	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		$V_D = V_S = 1.62 \text{ V} / 1 \text{ V}$	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1, A2)		<u> </u>				
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V_{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY						
ı	V supply suggest	Logic inputs OV or F.T.V	25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.85	μΑ

⁽¹⁾ When $V_{\mbox{\scriptsize S}}$ is 1.62 V, $V_{\mbox{\scriptsize D}}$ is 1 V, and vice versa.



Electrical Characteristics (V_{DD} = 1.8 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						
			25°C		28		ns
t _{TRAN}	Transition time between channels	$V_S = 1 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			48	ns
		11 <u>L</u> = 200 <u>12</u> , <u>OL</u> = 13 pi	-40°C to +125°C			48	ns
			25°C		16		ns
t _{OPEN}	Break before make time	$V_S = 1 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C	1			ns
(BBM)		11 <u>1</u> = 200 12, 0 <u>1</u> = 13 pi	-40°C to +125°C	1			ns
		W 4W	25°C		28		ns
t _{ON(EN)}	Enable turn-on time	$V_S = 1 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			48	ns
		π = 200 12, Θ = 10 μ	-40°C to +125°C			48	ns
	Enable turn-off time	W 4W	25°C		16		ns
t _{OFF(EN)}		$V_S = 1 V$ $R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			27	ns
		11 <u>1</u> = 200 12, O <u>L</u> = 10 pi	-40°C to +125°C			27	ns
Q_C	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C		-0.5		рС
0		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
.,	0	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		– 45		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$	25°C		80		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		65		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		70		pF



7.9 Electrical Characteristics ($V_{DD} = 1.2 \text{ V } \pm 10 \text{ \%}$)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
			25°C		70		Ω
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			105	Ω
		ISD = TO IIIA	-40°C to +125°C			105	Ω
			25°C		0.15		Ω
ΔR_{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω
		ISD = TO IIIA	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.32 V	25°C	-0.05	±0.003	0.05	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-0.1		0.1	nA
3(0)		$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$	-40°C to +125°C	-0.5		0.5	nA
	Drain off leakage current ⁽¹⁾	V _{DD} = 1.32 V	25°C	-0.1	±0.003	0.1	nA
$I_{D(OFF)}$		Switch Off	-40°C to +85°C	-0.3		0.3	nA
		$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$	-40°C to +125°C	-1.5		1.5	nA
		V _{DD} = 1.32 V	25°C	-0.1	±0.003	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On	-40°C to +85°C	-0.3		0.3	nA
I _{S(ON)}		$V_D = V_S = 1 \text{ V} / 0.8 \text{ V}$	-40°C to +125°C	-1.5		1.5	nA
LOGIC	INPUTS (EN, A0, A1, A2)						
V _{IH}	Input logic high		-40°C to +125°C	0.96		5.5	٧
V _{IL}	Input logic low		-40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		рF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	рF
POWER	RSUPPLY		·	•		,	
	V supply suggest	Logic inpute OV or E.T.V	25°C		0.001		μΑ
I_{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.7	μΑ

⁽¹⁾ When V_{S} is 1 V, V_{D} is 0.8 V, and vice versa.



Electrical Characteristics (V_{DD} = 1.2 V ±10 %) (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						
			25°C		60		ns
t _{TRAN}	Transition time between channels	$V_S = 1 V$ $R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			210	ns
		11 <u>1</u> - 200 32, 0 <u>1</u> - 13 pi	-40°C to +125°C			210	ns
		., ,,,	25°C		28		ns
t _{OPEN}	Break before make time	$V_S = 1 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C	1			ns
(BBM)		11 <u>1</u> - 200 32, 0 <u>1</u> - 13 pi	-40°C to +125°C	1			ns
		., .,,	25°C		60		ns
t _{ON(EN)}	Enable turn-on time	$V_S = 1 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			190	ns
		11[- 200 12, O[- 15 pi	-40°C to +125°C			190	ns
	Enable turn-off time		25°C		45		ns
t _{OFF(EN)}		$V_S = 1 V$ $R_1 = 200 \Omega, C_1 = 15 pF$	-40°C to +85°C			150	ns
		11[= 200 12, O[= 15 pi	-40°C to +125°C			150	ns
Q _C	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C		-0.5		рС
•	0"1 1 "	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		–45		dB
.,	0	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$	25°C		80		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		65		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		70		pF


Product Folder Links: TMUX1108

Submit Documentation Feedback



7.10 Typical Characteristics

at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)




Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback


TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)



Copyright © 2018, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

8.1.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 18. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 18. On-Resistance Measurement Setup

8.1.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 19.




Figure 19. Off-Leakage Measurement Setup



8.1.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 20 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 20. On-Leakage Measurement Setup

8.1.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 21 shows the setup used to measure transition time, denoted by the symbol transition.




Figure 21. Transition-Time Measurement Setup



8.1.5 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 22 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 22. Break-Before-Make Delay Measurement Setup

8.1.6 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 23 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 23 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF(FN)}.




Figure 23. Turn-On and Turn-Off Time Measurement Setup



8.1.7 Charge Injection

The TMUX1108 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C. Figure 24 shows the setup used to measure charge injection from source (Sx) to drain (D).




Figure 24. Charge-Injection Measurement Setup

8.1.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 25 shows the setup used to measure off isolation. Use the off isolation equation to compute off isolation.




Figure 25. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (1)



8.1.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 26 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 26. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)

8.1.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 27 shows the setup used to measure bandwidth.




Figure 27. Bandwidth Measurement Setup



8.2 Functional Block Diagram

The TMUX1108 is an 8:1, single-ended (1-ch.), analog mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.




Figure 28. TMUX1108 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX1108 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1108 ranges from V_{SS} to V_{DD} .

8.3.3 1.8 V Logic Compatible Inputs

The TMUX1108 has 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allows the TMUX1108 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches

8.3.4 Fail-Safe Logic

The TMUX1108 support Fail-Safe Logic on the control input pins (EN, A0, A1, A2) allowing for operation up to 5.5 V above V_{SS} , regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1108 to be ramped to 5.5 V while $V_{DD}=0$ V. Additionally, the feature enables operation of the TMUX1108 with $V_{DD}=1.2$ V while allowing the select pins to interface with a logic level of another device up to 5.5 V.



Feature Description (continued)

8.3.5 Ultra-low Leakage Current

The TMUX1108 provides extremely low on-leakage and off-leakage currents. The TMUX1108 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. Figure 29 shows typical leakage currents of the TMUX1108 versus temperature.




Figure 29. Leakage Current vs Temperature

8.3.6 Ultra-low Charge Injection

The TMUX1108 has a transmission gate topology, as shown in Figure 30. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 30. Transmission Gate Topology

The TMUX1108 has special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 1 pC at $V_S = 1$ V as shown in Figure 31.



Feature Description (continued)




Figure 31. Charge Injection vs Source or Drain Voltage

8.4 Device Functional Modes

When the EN pin of the TMUX1108 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state regardless of the state of the address lines.

8.4.1 Truth Tables

Table 1 shows the truth table for the TMUX1108.

Table 1. TMUX1108 Truth Table

EN	A2	A 1	A0	Selected Channel Connected To Drain (D) Pin
0	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	0	S1
1	0	0	1	S2
1	0	1	0	S3
1	0	1	1	S4
1	1	0	0	S5
1	1	0	1	S6
1	1	1	0	S7
1	1	1	1	S8

(1) X denotes don't care.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices operate up to 5.5 V, and offer true rail-to-rail input and output. The TMUX1108 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx a family of precision, robust, high-performance analog multiplexer for low-voltage applications.

9.2 Typical Application

Figure 32 shows a 16-bit, 8 input, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion for precision measurements. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision amplifier, and an 8 input mux.




Figure 32. Multiplexing Signals to External ADC

9.3 Design Requirements

For this design example, use the parameters listed in Table 2.

Table 2. Design Parameters

PARAMETERS	VALUES
Supply (V _{DD})	3.3V
I/O signal range	0 V to V _{DD} (Rail to Rail)
Control logic thresholds	1.8 V compatible




9.4 Detailed Design Procedure

The TMUX1108 can be operated without any external components except for the supply decoupling capacitors. If the device desired power-up state is disabled, the enable pin should have a weak pull-down resistor and be controlled by the MCU via GPIO. All inputs being muxed to the ADC must fall within the recommend operating conditions of the TMUX1108 including signal range and continuous current. For this design with a supply of 3.3 V the signal range can be 0 V to 3.3 V and the max continuous current can be 30 mA.

The design example highlights a multiplexed, data-acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in Figure 32. The circuit is a multichannel, data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, SAR ADC driver, and the reference buffer. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution.

9.5 Application Curve



 $T_A = 25^{\circ}C$

Figure 33. On-Leakage vs Source or Drain Voltage

10 Power Supply Recommendations

The TMUX1108 operates across a wide supply range of 1.08 V to 5.5 V.. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μF to 10 μF from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



11 Layout

11.1 Layout Guidelines

11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 34 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 34. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies.

Figure 35 illustrates an example of a PCB layout with the TMUX1108. Some key considerations are:

- Decouple the V_{DD} pin with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- · Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

11.2 Layout Example




Figure 35. TMUX1108 Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

Texas Instruments, Improve Stability Issues with Low CON Multiplexers.

Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches.

Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.

Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

Texas Instruments, QFN/SON PCB Attachment.

Texas Instruments, Quad Flatpack No-Lead Logic Packages.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1108PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1108	Samples
TMUX1108RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1B2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1108PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1108RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

www.ti.com 29-Sep-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1108PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX1108RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated