

Radar Receive Path AFE: 4-Channel LNA/PGA/AAF with ADC

Data Sheet **[AD8285](http://www.analog.com/AD8285?doc=AD8285.pdf)**

FEATURES

4-channel LNA, PGA, and AAF 1 direct to ADC channel Programmable gain amplifier (PGA) Includes low noise preamplifier (LNA) Serial peripheral interface (SPI) programmable gain 16 dB to 34 dB in 6 dB steps Antialiasing filter (AAF) Programmable third order, low-pass elliptic filter (LPF) from 1.0 MHz to 12.0 MHz Analog-to-digital converter (ADC) 12 bits of accuracy up to 72 MSPS Signal-to-noise ratio (SNR): 68.5 dB Spurious-free dynamic range (SFDR): 68 dB at gain = 16 dB Low power: 185 mW per channel at 12 bits and 72 MSPS Low noise: 3.5 nV/√Hz maximum of input referred voltage noise Power-down mode 72-lead, 10 mm × 10 mm LFCSP package Specified from −40°C to +105°C Qualified for automotive applications

FUNCTIONAL BLOCK DIAGRAM

APPLICATIONS

Automotive radar Adaptive cruise control Collision avoidance Blind spot detection Self parking Electronic bumper

GENERAL DESCRIPTION

The [AD8285 i](http://www.analog.com/AD8285?doc=AD8285.pdf)s designed for low cost, low power, compact size, flexibility, and ease of use. It contains four channels of a low noise preamplifier (LNA) with a programmable gain amplifier (PGA) and an antialiasing filter (AAF) plus one direct to ADC channel, all integrated with a single 12-bit analog-to-digital converter (ADC).

Each channel features a gain range of 16 dB to 34 dB in 6 dB increments and an ADC with a conversion rate of up to 72 MSPS. The combined input referred noise voltage of the entire channel is 3.5 nV/√Hz at maximum gain. The channel is optimized for dynamic performance and low power in applications where a small package size is critical.

Fabricated in an advanced complementary metal oxide semiconductor (CMOS) process, the [AD8285 i](http://www.analog.com/AD8285?doc=AD8285.pdf)s available in a 10 mm × 10 mm, RoHS compliant, 72-lead LFCSP that is specified over the automotive temperature range of −40°C to +105°C.

Table 1. Related Devices

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8285.pdf&product=AD8285&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2015 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

$10/14$ -Rev. 0 to Rev. A

5/14-Revision 0: Initial Version

SPECIFICATIONS

AC SPECIFICATIONS

AVDD18 = AVDD18ADC = 1.8 V, AVDD33 = AVDD33x¹ [=](#page-3-0) AVDD33REF = 3.3 V, DVDD18 = DVDD18CLK = 1.8 V, DVDD33SPI = DVDD33CLK = DVDD33DRV = 3.3 V, 1.024 V internal ADC reference, f_{IN} = 2.5 MHz, f_{SAMPLE} = 72 MSPS, R_S = 50 Ω , LNA + PGA gain = 34 dB, LPF cutoff = f_{SAMPLECH}/4, full channel mode, 12-bit operation, temperature = −40°C to +105°C, unless otherwise noted.

¹ x stands for A, B, C, or D.
² See th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD8285.pdf) *Understanding High Speed ADC Testing and Evaluation,* for a complete set of definitions, and how these tests were completed.

DIGITAL SPECIFICATIONS

 $AVDD18 = AVDD18ADC = 1.8 V, AVDD33 = AVDD33x¹ = AVDD33REF = 3.3 V, DVD18 = DVD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI =$ DVDD33CLK = DVDD33DRV = 3.3 V, 1.024 V internal ADC reference, f_{IN} = 2.5 MHz, f_{SAMPLE} = 72 MSPS, R_S = 50 Ω, LNA + PGA gain = 34 dB, LPF cutoff = f_{SAMPLECH}/4, full channel mode, 12-bit operation, temperature = −40°C to +105°C, unless otherwise noted.

¹ x stands for A, B, C, or D.

² See th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD8285.pdf) *Understanding High Speed ADC Testing and Evaluation,* for a complete set of definitions, and how these tests were completed.
³ Specified for LVDS and LVPECL only.
⁴ Specified for 1

SWITCHING SPECIFICATIONS

 $AVDD18 = AVDD18ADC = 1.8 V, AVDD33 = AVDD33x¹ = AVDD33REF = 3.3 V, DVD18 = DVD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI = 1.8 V, VDD18 = VDD18CLK = 1.8 V, DVD33SPI =$ DVDD33CLK = DVDD33DRV = 3.3 V, 1.024 V internal ADC reference, f_{IN} = 2.5 MHz, f_{SAMPLE} = 72 MSPS, R_S = 50 Ω, LNA + PGA gain = 34 dB, LPF cutoff = f_{SAMPLECH}/4, full channel mode, 12-bit operation, temperature = −40°C to +105°C, unless otherwise noted.

1 x stands for A, B, C, or D.

² See th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD8285.pdf) Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions, and how these tests were completed. 3 Not shown i[n Figure 2.](#page-5-1)

Figure 2. Timing Definitions for Switching Specifications

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge
without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

1 AVDD18x = AVDD18 and AVDD18ADC.

2 AVDD33x = AVDD33A, AVDD33B, AVDD33C, AVDD33D, and AVDD33REF.

 3 DVDD18x = DVDD18, DVDD18CLK.

4 DVDD33x = DVDD33, DVDD33SPI, DVDD33CLK, DVDD33DRV.

11952-003

₂

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 3. Pin Configuration

J.

TYPICAL PERFORMANCE CHARACTERISTICS

 $AVDD18 = AVDD18ADC = 1.8$ V, $AVDD33A = AVDD33B = AVDD33C = AVDD33D = AVDD33EFF = AVDD33CLK = 1.8$ 3.3 V, T_A = 25°C, f_S = 72 MSPS, R_{IN} = 200 kΩ, VREF = 1.024 V.

Data Sheet **AD8285**

Figure 10. Output Referred Noise Histogram (Gain = 16 dB) **0 2000 4000 6000 8000 10000 12000 ñ7 ñ6 ñ5 ñ4 ñ3 ñ2 ñ1 0 1 2 3 4 5 6 7 NUMBER OF HITS CODE** 11952-015

ñ7 ñ6 ñ5 ñ4 ñ3 ñ2 ñ1 0 1 2 3 4 5 6 7 0 1000 2000 3000 4000 5000 6000 7000 NUMBER OF HITS CODE 11952-016

Figure 11. Output Referred Noise Histogram (Gain = 34 dB)

Figure 12. Short-Circuit Input Referred Noise vs. Frequency

Figure 15. Short-Circuit Output Referred Noise vs. Frequency

Figure 17. Harmonic Distortion vs. Input Frequency

Data Sheet **AD8285**

 $\frac{537}{95}$

THEORY OF OPERATION **RADAR RECEIVE PATH AFE**

The primary application for the [AD8285 i](http://www.analog.com/AD8285?doc=AD8285.pdf)s a high speed ramp, frequency modulated, continuous wave radar (HSR-FMCW radar). [Figure 24 s](#page-13-2)hows a simplified block diagram of an HSR-FMCW radar system. The signal chain requires multiple channels, each including a LNA, a PGA, an AAF, and an ADC with a 12-bit parallel output. Th[e AD8285 p](http://www.analog.com/AD8285?doc=AD8285.pdf)rovides all of these key components in a single 10×10 LFCSP package.

The performance of each component is designed to meet the demands of an HSR-FMCW radar system. Some examples of these performance metrics are the LNA noise, PGA gain range, AAF cutoff characteristics, and ADC sample rate and resolution. The [AD8285](http://www.analog.com/AD8285?doc=AD8285.pdf) includes a multiplexer (mux) in front of the ADC as a cost saving alternative to having an ADC for each channel. The mux automatically switches between each active channel after each ADC sample. The DSYNC output indicates when Channel A data is at the ADC output and when data for each active channel follows sequentially with each clock cycle.

The effective sample rate for each channel is reduced by a factor equal to the number of active channels. The ADC resolution of 12 bits with up to 72 MSPS sampling satisfies the requirements for most HSR-FMCW approaches.

Figure 24. Simplified Block Diagram of a Single Channel

Each channel contains an LNA, a PGA, and an AAF in the signal path. The LNA input impedance can be either 200 Ω or 200 kΩ. The PGA has selectable gains that result in channel gains ranging from 16 dB to 34 dB. The AAF has a three-pole elliptical response with a selectable cutoff frequency. The mux is synchronized with the ADC and automatically selects the next active channel after the ADC acquires a sample.

The signal path is fully differential throughout to maximize signal swing and reduce even-order distortion including the LNA, which is designed to be driven from a differential signal source.

Low Noise Amplifier (LNA)

Good noise performance relies on a proprietary ultralow noise LNA at the beginning of the signal chain, which minimizes the noise contributions on the following PGA and AAF. The input impedance can be either 200 Ω or 200 kΩ and is selected through the SPI port or using the ZSEL pin.

The LNA supports differential output voltages as high as 4.0 V p-p with positive and negative excursions of ± 1.0 V from a commonmode voltage of 1.5 V. With the output saturation level fixed, the channel gain sets the maximum input signal before saturation.

Low value feedback resistors and the current driving capability of the output stage allow the LNA to achieve a low input referred noise voltage of 3.5 nV/ \sqrt{Hz} at a channel gain of 34 dB. The use of a fully differential topology and negative feedback minimizes second-order distortion. Differential signaling enables smaller swings at each output, further reducing third order distortion.

Recommendation

To achieve the best possible noise performance, it is important to match the impedances seen by the positive and negative inputs. Matching the impedances ensures that any common-mode noise is rejected by the signal path.

Antialiasing Filter (AAF)

The filter that the signal reaches prior to the ADC is used to band limit the signal for antialiasing.

The antialiasing filter uses a combination of poles and zeros to create a third order elliptical filter. An elliptical filter is used to achieve a sharp roll-off after the cutoff frequency. The filter uses on-chip tuning to trim the capacitors to set the desired cutoff frequency. This tuning method reduces variations in the cutoff frequency due to standard IC process tolerances of resistors and capacitors. The default −3 dB low-pass filter cutoff is 1/3 or 1/4 the ADC sample clock rate. The cutoff can be scaled to 0.7, 0.8, 0.9, 1, 1.1, 1.2, or 1.3 times this frequency through the SPI.

Tuning is normally off to avoid changing the capacitor settings during critical times. The tuning circuit is enabled and disabled through the SPI. Initializing the tuning of the filter must be performed after initial power-up and after reprogramming the filter cutoff scaling or ADC sample rate. Occasional retuning during an idle time is recommended to compensate for temperature drift.

A cutoff range of 1.0 MHz to 12.0 MHz is possible. An example follows:

- Four channels selected: A, B, C, and AUX
- ADC clock: 30 MHz
- Per channel sample rate: 30/4 = 7.5 MSPS
- Default tuned cutoff frequency = $7.5/4 = 1.88$ MHz

Mux and Mux Controller

The mux is designed to scan through each active channel automatically. The mux remains on each channel for one clock cycle, then switches to the next active channel. The mux switching is synchronized to the ADC sampling so that the mux switching and channel settling time do not interfere with ADC sampling.

As shown i[n Table 9,](#page-21-0) Address 0x0C (FLEX_MUX_ CONTROL), Channel A is usually the first converted input; the only exception occurs when Channel AUX is the sole input (see [Figure 26 f](#page-15-2)or the timing). Channel AUX is always the last converted input. Unselected codes place the respective channels (LNA, PGA, and filter) in power-down mode unless Address 0x0C, Bit 6 is set to 1[. Figure 26](#page-15-2) shows the timing of the clock input and data/DSYNC outputs.

11952-006

NOTES

1. FOR THIS CONFIGURATION, ADDRESS 0x0C, BITS [3:0] IS SET TO 0110 (CHANNEL A, B, C, AND D ENABLED).

2. DSYNC IS ALWAYS ALIGNED WITH CHANNEL A UNLESS CHANNEL A OR CHANNEL AUX IS THE ONLY CHANNEL SELECTED, IN WHICH CASE DSYNC IS NOT ACTIVE.
3. THERE IS A SEVEN-CLOCK CYCLE LATENCY FROM SAMPLING A CHANNEL TO ITS DIGITAL DATA

ADC

The [AD8285 u](http://www.analog.com/AD8285?doc=AD8285.pdf)ses a pipelined ADC architecture. The quantized output from each stage is combined into a 12-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample and the remaining stages to operate on preceding samples. Sampling occurs on the rising edge of the clock. The output staging block aligns the data, corrects errors, and passes the data to the output buffers.

CLOCK INPUT CONSIDERATIONS

For optimum performance, clock th[e AD8285](http://www.analog.com/AD8285?doc=AD8285.pdf) sample clock inputs (CLK+ and CLK−) with a differential signal. This signal is typically ac-coupled into the CLK+ and CLK− pins via a transformer or by using capacitors. These pins are biased internally and require no additional bias.

[Figure 27 s](#page-15-3)hows the preferred method for clocking th[e AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf) A low jitter clock source, such as the Valpey Fisher oscillator VFAC3-BHL-50MHz, is converted from single ended to differential using an RF transformer. The back to back Schottky diodes across the secondary transformer limit clock excursions into th[e AD8285 t](http://www.analog.com/AD8285?doc=AD8285.pdf)o approximately 0.8 V p-p differential. This helps prevent the large voltage swings of the clock from feeding through to other portions of th[e AD8285,](http://www.analog.com/AD8285?doc=AD8285.pdf) and it preserves the fast rise and fall times of the signal, which are critical to low jitter performance.

Figure 27. Transformer Coupled Differential Clock

Figure 26. Data and DSYNC Timing

If a low jitter clock is available, another option is to ac-couple a differential PECL or LVDS signal to the sample clock input pins as shown i[n Figure 28 a](#page-15-4)n[d Figure 29.](#page-15-5) Th[e AD9515](http://www.analog.com/AD9515?doc=AD8285.pdf)[/AD9520-0](http://www.analog.com/AD9520-0?doc=AD8285.pdf) device family of clock drivers offers excellent jitter performance.

Figure 29. Differential LVDS Sample Clock

In some applications, it is acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, drive CLK+ directly from a CMOS gate and bypass the CLK− pin to ground with a 0.1 μF capacitor in parallel with a 39 kΩ resistor (se[e Figure 30\)](#page-16-6). Although the CLK+ input circuit supply is AVDD18, this input is designed to withstand input voltages of up to 3.3 V, making the selection of the drive logic voltage very flexible. Th[e AD9515/](http://www.analog.com/AD9515?doc=AD8285.pdf)[AD9520-0](http://www.analog.com/AD9520-0?doc=AD8285.pdf) device family can provide 3.3 V inputs (se[e Figure 31\)](#page-16-7). In this case, 39 kΩ resistor is not needed.

Data Sheet **AD8285**

Figure 31. Single-Ended 3.3 V CMOS Sample Clock

CLOCK DUTY CYCLE CONSIDERATIONS

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to the clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. Th[e AD8285 c](http://www.analog.com/AD8285?doc=AD8285.pdf)ontains a duty cycle stabilizer (DCS) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. The DCS allows a wide range of clock input duty cycles without affecting the performance of the [AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf)

When the DCS is on, noise and distortion performance are nearly flat for a wide range of duty cycles. However, some applications may require the DCS function to be off. If so, keep in mind that the dynamic range performance can be affected when operating in this mode. Se[e Table 9 fo](#page-21-0)r more information about using this feature.

The duty cycle stabilizer uses a delay-locked loop (DLL) to create the nonsampling edge. As a result, any changes to the sampling frequency require approximately eight clock cycles to allow the DLL to acquire and lock to the new rate.

CLOCK JITTER CONSIDERATIONS

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency (f_A) due only to aperture jitter (t_J) can be calculated by

SNR Degradation = $20 \times \log 10[1/2 \times \pi \times f_A \times t_J]$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter. Intermediate frequency undersampling applications are particularly sensitive to jitter.

Treat the clock input as an analog signal in cases where aperture jitter may affect the dynamic range of th[e AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf) Separate power supplies for clock drivers from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources, such as the Valpey Fisher VFAC3 series. If the clock is generated from another type of source (by gating, dividing, or other methods), retime it by the original clock during the last step.

Refer to th[e AN-501 Application Note](http://www.analog.com/AN-501?doc=AD8285.pdf) and th[e AN-756 Application](http://www.analog.com/AN-756?doc=AD8285.pdf) [Note f](http://www.analog.com/AN-756?doc=AD8285.pdf)or more in-depth information about how jitter performance relates to ADCs.

SDIO PIN

The SDIO pin is required to operate the SPI. It has an internal 30 kΩ pull-down resistor that pulls this pin low and is only 1.8 V tolerant. If applications require that this pin be driven from a 3.3 V logic level, insert a 1 kΩ resistor in series with this pin to limit the current.

SCLK PIN

The SCLK pin is required to operate the SPI port interface. It has an internal 30 k Ω pull-down resistor that pulls this pin low and is both 1.8 V and 3.3 V tolerant.

CS PIN

The $\overline{\text{CS}}$ pin is required to operate the SPI port interface. It has an internal 70 k Ω pull-up resistor that pulls this pin high and is both 1.8 V and 3.3 V tolerant.

RBIAS PIN

To set the internal core bias current of the ADC, place a resistor nominally equal to 10.0 kΩ to ground at the RBIAS pin. Using anything other than the recommended 10.0 kΩ resistor for RBIAS degrades the performance of the device. Therefore, it is imperative that at least a 1.0% tolerance on this resistor be used to achieve consistent performance.

VOLTAGE REFERENCE

A stable and accurate 0.5 V voltage reference is built into the [AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf) This is gained up internally by a factor of 2, setting VREF to 1.024 V, which results in a full-scale differential input span of 2.0 V p-p for the ADC. VREF is set internally by default, but the VREF pin can be driven externally with a 1.0 V reference to achieve more accuracy. However, this device does not support ADC full-scale ranges below 2.0 V p-p.

When applying the decoupling capacitors to the VREF pin, use ceramic low ESR capacitors. These capacitors must be close to the reference pin and on the same layer of the printed circuit board (PCB) as th[e AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf) The VREF pin must have both a 0.1 μ F capacitor and a 1 μF capacitor connected in parallel to the analog ground. These capacitor values are recommended for the ADC to properly settle and acquire the next valid sample.

POWER AND GROUND RECOMMENDATIONS

When connecting power to the [AD8285,](http://www.analog.com/AD8285?doc=AD8285.pdf) it is recommended that two separate 1.8 V supplies and two separate 3.3 V supplies be used: one supply each for analog 1.8 V (AVDD18x), digital 1.8 V (DVDD18x), analog 3.3 V (AVDD33x), and digital 3.3 V (DVDD33x). If only one supply is available for both analog and digital, for example, AVDD18x and DVDD18x, route the supply to the AVDD18x first and then tap off and isolate it with a ferrite bead or a filter choke preceded by decoupling capacitors for the DVDD18x. The same is true for the analog and digital 3.3 V supplies.

Use several decoupling capacitors on all supplies to cover both high and low frequencies. Locate these capacitors close to the point of entry at the PCB level and close to the device, with minimal trace lengths.

When using th[e AD8285,](http://www.analog.com/AD8285?doc=AD8285.pdf) a single PCB ground plane is sufficient. With proper decoupling and smart partitioning of the analog, digital, and clock sections of the PCB, optimum performance can be achieved easily.

EXPOSED PADDLE THERMAL HEAT SLUG RECOMMENDATIONS

It is required that the exposed paddle on the underside of the device be connected to a quiet analog ground to achieve the best electrical and thermal performance of th[e AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf) Mate an exposed continuous copper plane on the PCB to th[e AD8285](http://www.analog.com/AD8285?doc=AD8285.pdf) exposed paddle, Pin 0. The copper plane must have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. Fill or plug these vias with nonconductive epoxy.

To maximize the coverage and adhesion between the device and the PCB, partition the continuous copper pad by overlaying a silkscreen or solder mask to divide the copper pad into several uniform sections. Dividing the copper pad ensures several tie points between the PCB and the EPAD during the reflow process. Using one continuous plane with no partitions only guarantees one tie point between th[e AD8285 a](http://www.analog.com/AD8285?doc=AD8285.pdf)nd the PCB. For more detailed information on packaging, and for more PCB layout examples, see the [AN-772 Application Note.](http://www.analog.com/AN-772?doc=AD8285.pdf)

SERIAL PERIPHERAL INTERFACE (SPI)

Th[e AD8285 s](http://www.analog.com/AD8285?doc=AD8285.pdf)erial peripheral interface allows the user to configure the signal chain for specific functions or operations through a structured register space provided inside the chip. The SPI offers added flexibility and customization depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields, as documented in th[e Memory](#page-20-0) [Map s](#page-20-0)ection. Detailed operational information can be found in the [AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD8285.pdf) Interfacing to High Speed ADCs via SPI.

Three pins define the serial peripheral interface (SPI): SCLK, SDIO, and $\overline{\text{CS}}$. The SCLK (serial clock) pin is used to synchronize the read and write data presented to the device. The SDIO (serial data input/output) pin is a dual purpose pin that allows data to be sent to and read from the internal memory map registers of the device. The $\overline{\text{CS}}$ (chip select bar) pin is an active low control that enables or disables the read and write cycles (se[e Table 7\)](#page-18-2).

Table 7. Serial Port Pins

The falling edge of the \overline{CS} in conjunction with the rising edge of the SCLK determines the start of the framing sequence. During an instruction phase, a 16-bit instruction is transmitted, followed by one or more data bytes, which is determined by Bit Field W0 and Bit Field W1. An example of the serial timing and its definitions can be found i[n Figure 32](#page-19-0) an[d Table 8.](#page-19-1)

In normal operation, CS signals to the device that SPI commands are to be received and processed. When $\overline{\text{CS}}$ is brought low, the device processes SCLK and SDIO to process instructions. Normally, \overline{CS} remains low until the communication cycle is complete. However, if connected to a slow device, \overline{CS} can be brought high between bytes, allowing older microcontrollers enough time to transfer data into shift registers. $\overline{\text{CS}}$ can be stalled when transferring one, two, or three bytes of data. When W0 and W1 are set to 11, the device enters streaming mode and continues to process data, either reading or writing, until CS is taken high to end the communication cycle. This allows complete memory transfers without having to provide additional instructions.

Regardless of the mode, if \overline{CS} is taken high in the middle of any byte transfer, the SPI state machine is reset, and the device waits for a new instruction.

In addition to the operation modes, the SPI port can be configured to operate in different modes. For applications that do not require a control port, the \overline{CS} line can be tied and held high. This places the remainder of the SPI pins in their secondary mode, as is defined in the [SDIO Pin s](#page-16-1)ection and th[e SCLK Pin](#page-16-2) section. The $\overline{\text{CS}}$ pin can also be tied low to enable 2-wire mode. When \overline{CS} is tied low, SCLK and SDIO are the only pins required for communication. Although the device is synchronized during power-up, caution must be exercised when using this mode to ensure that the serial port remains synchronized with the $\overline{\text{CS}}$ line. When operating in 2-wire mode, it is recommended to use a 1-, 2-, or 3-byte transfer exclusively. Without an active $\overline{\text{CS}}$ line, streaming mode can be entered but not exited.

In addition to word length, the instruction phase determines if the serial frame is a read or write operation, allowing the serial port to be used to both program the chip and read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the serial data input/output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.

Data can be sent in MSB- or LSB-first mode. MSB-first mode is the default at power-up and can be changed by adjusting the configuration register. For more information about this and other features, see th[e AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD8285.pdf) Interfacing to High Speed ADCs via SPI.

HARDWARE INTERFACE

The pins described in [Table 7](#page-18-2) constitute the physical interface between the programming device of the user and the serial port of the [AD8285.](http://www.analog.com/AD8285?doc=AD8285.pdf) The SCLK and $\overline{\text{CS}}$ pins function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

This interface is flexible enough to be controlled by either serial PROMs or PIC microcontrollers. This flexibility provides the user with an alternative method, other than a full SPI controller, for programming the device (see the [AN-812 Application Note\)](http://www.analog.com/AN-812?doc=AD8285.pdf).

If the user chooses not to use the SPI interface, these pins serve a dual function and are associated with secondary functions when the \overline{CS} is strapped to AVDD33 during device power-up. See the [SDIO Pin s](#page-16-1)ection an[d SCLK Pin](#page-16-2) section for details on which pin strappable functions are supported on the SPI pins.

Figure 32. Serial Timing Details

Table 8. Serial Timing Definitions

MEMORY MAP **READING THE MEMORY MAP TABLE**

Each row in the memory map table has eight address locations. The memory map is roughly divided into three sections: the chip configuration registers map (Address 0x00 and Address 0x01), the device index and transfer registers map (Address 0x05 and Address 0xFF), and the ADC channel functions registers map (Address 0x04 and Address 0x08 to Address 0x2C).

The leftmost column of the memory map indicates the address (hex) number, and the default value is shown in the second rightmost column. The Bit 7 (MSB) column is the start of the default hexadecimal value given. For example, Address 0x09, the GLOBAL_CLOCK register, has a default value of 0x01, meaning that Bit 7 = 0, Bit 6 = 0, Bit 5 = 0, Bit 4 = 0, Bit 3 = 0, Bit $2 = 0$, Bit $1 = 0$, and Bit $0 = 1$, or 0000 0001 in binary. This setting is the default for the duty cycle stabilizer in the on condition. By writing a 0 to Bit 0 of this address followed by a 0x01 to the SW transfer bit in Register 0xFF, the duty cycle stabilizer turns off. It is important to follow each writing sequence with a write to the SW transfer bit to update the SPI registers.

Note that all registers except Register 0x00, Register 0x04, Register 0x05, and Register 0xFF are buffered with a master slave latch and require writing to the transfer bit. For more information on this and other functions, consult th[e AN-877](http://www.analog.com/AN-877?doc=AD8285.pdf) [Application Note,](http://www.analog.com/AN-877?doc=AD8285.pdf) Interfacing to High Speed ADCs via SPI.

LOGIC LEVELS

An explanation of various registers follows: "bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit." Similarly, "clear a bit" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit."

RESERVED LOCATIONS

Do not write to undefined memory locations except when writing the default values suggested in this data sheet. Consider addresses marked as 0 as reserved, and these addresses must have a 0 written into their registers during power-up.

DEFAULT VALUES

After a reset, critical registers are automatically loaded with default values. These values are indicated in [Table 9,](#page-21-0) where an X refers to an undefined feature.

Table 9. Memory Map Register

Data Sheet **AD8285**

Table 10. Flexible Output Test Modes

APPLICATION DIAGRAMS

The typical application diagrams for th[e AD8285](http://www.analog.com/AD8285?doc=AD8285.pdf) are shown in [Figure 33 a](#page-24-1)n[d Figure 34.](#page-25-0) As discussed in the [Channel Overview s](#page-14-0)ection, the maximum signal swing and the minimum third-order distortion can be achieved when th[e AD8285 i](http://www.analog.com/AD8285?doc=AD8285.pdf)s driven with a fully differential source. The typical connections for this configuration are shown in [Figure 33.](#page-24-1)

Figure 33. Differential Inputs Application Diagram **NOTES 1. ALL CAPACITORS FOR SUPPLIES AND REFERENCES MUST BE PLACED CLOSE TO THE DEVICE.**

11952-100

The [AD8285](http://www.analog.com/AD8285?doc=AD8285.pdf) can also be driven with a single-ended source, as shown in [Figure 34.](#page-25-0) In this configuration, the negative analog input of each channel is grounded through a resistor and a 0.1 μF capacitor. For optimal operation, this resistor must match the output impedance of the input driver.

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

 2 W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

Th[e AD8285WBCPZ m](http://www.analog.com/AD8285?doc=AD8285.pdf)odels are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review th[e Specifications s](#page-2-0)ection of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

www.analog.com

Rev. B | Page 27 of 27