## USB Detection with Smart Power Selector Li+ Chargers

#### **General Description**

The MAX14746/MAX14747 are a series of USB charger detectors with an integrated Smart Power Selector<sup>™</sup> linear charger solutions that provide a single-chip solution for charging and charger detection.

The MAX14746/MAX14747 charger detectors are compliant to USB Battery Charger Detection Rev 1.2\* and capable of detecting multiple USB battery-charging methods, including Standard Downstream Ports (SDP), Charging Downstream Ports (CDP), and Dedicated Charger Ports (DCP). The devices also detect common proprietary charge adapters, including those from Apple.

The MAX14746/MAX14747 battery chargers feature Smart Power Selector operation, allowing operation with dead or no battery present. The devices limit USB  $V_{BUS}$  current based on the detect charger source type. If the charger power source is unable to supply the entire system load, the smart-power control circuit supplements the system load with current from the battery.

The devices protect against overvoltage faults up to 28V.

This series of USB charger detectors are available with several options, with slight variations in, for example, power-up states. These variations are noted throughout this data sheet.

There are five options available, with slight variations in, for example, power-up states (see <u>Ordering Information</u>). The devices are available in a 25-ball, 0.4mm pitch wafer-level package (WLP), and are specified over the -40°C to +85°C extended temperature range.

#### **Applications**

- Portable Consumer Devices
- Portable Digital Cameras
- Portable Digital Video Cameras
- Portable Industrial Devices

\*Except DCD timeout extended from 900ms to 2s for the MAX14746/MAX14747.

Smart Power Selector™ is a trademark of Maxim Integrated Products, Inc.

#### **Benefits and Features**

- Flexible System Design to Operate with Any USB Charger Source
  - Compliant to USB Battery Charger Rev 1.2 Specification\*
  - Supports Proprietary USB Charging Sources, Including Apple
  - D+/D- Bias Voltage Supported
- Easy to Implement Li+ Battery Charging
  - · Smart Power Selector
  - Fully Compliant with Dead Battery/Weak Battery Charging According to USB 2.0 Specification
  - JEITA Charge Protection
  - Thermal Protection
  - Internal USB D+/D- Switch to Manage Connection
- Integrates High Level of Protection
  - 28V Tolerant Input on VB
  - ±15kV Human Body Model ESD Protection on CDP and CDN

Ordering Information appears at end of data sheet.



## USB Detection with Smart Power Selector Li+ Chargers

#### **Absolute Maximum Ratings**

(All voltages referenced to GND.)
BAT, INT, THM, LED, UOK1, CTYP, IDEF, FSUS,
TDN, TDP, CDN, CDP, SYS, SCL, SDA0.3V to +6V
UOK2/EXTV <sub>SYS</sub> + 0.3V
SFOUT, CAP0.3V to min ((V <sub>VB</sub> + 0.3V), +6V)
VB0.3V to +30V
NVP0.3V to (V <sub>VB</sub> + 0.3V)
Continuous Current into VB, BAT, SYS±3A

Continuous Current into any Other Terminal±100mA	
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
WLP (derate 19.2mW/°C above +70°C)1536mW	
Operating Temperature Range40°C to +85°C	
Junction Temperature+150°C	
Storage Temperature Range65°C to +150°C	
Reflow Temperature+260°C	

#### Package Thermal Characteristics (Note 1)

WLP

Junction-to-Ambient Thermal Resistance (0JA) ...........52°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CHARACTERISTICS	·					
VB Input Voltage Range	V <sub>VB</sub>		0		28	V
V <sub>BAT</sub> Input Voltage Range	V <sub>BAT</sub>		0		5.5	V
VB Detection Threshold		V <sub>VB</sub> rising	3.8	3.9	4.1	v
VB Delection mieshold	V <sub>VBDET</sub>	V <sub>VB</sub> falling	3.0	3.1	3.2	v
VB Overvoltage Threshold	V <sub>VBOV</sub>	V <sub>VB</sub> rising	7.2	7.5	7.8	V
VB Overvoltage Hysteresis	V <sub>VBOV_HYS</sub>			200		mV
VB Valid Trip Point	V <sub>VB_TRIP</sub>		30	145	290	mV
VB Valid Trip Point Hysteresis	V <sub>VB_TP_HYS</sub>			275		mV
VB Charger-Detection-Active Supply Current	IB_CDETON	V <sub>BAT</sub> = 0V, I <sub>SYS</sub> = 0mA charger detection active, analog switch open			2.5	mA
VB Charger-Detection-Idle Supply Current		V <sub>BAT</sub> = 0V, I <sub>SYS</sub> = 0mA charger detection idle, analog switch closed			2	mA
V <sub>CCINT</sub> UVLO Threshold	V <sub>UVLO</sub>	V <sub>CCINT</sub> rising (Note 3)	1.6	2.2	2.6	V
V <sub>CCINT</sub> UVLO Hysteresis	VUVLO_HYS	(Note 3)		50		mV
BAT Overvoltage Threshold	V <sub>BATOV</sub>	V <sub>BAT</sub> rising, VB not connected	4.8	5.15	5.7	V
BAT Overvoltage Hysteresis	V <sub>BATOV_HYS</sub>			100		mV
BAT UVLO Threshold	V <sub>BAT_UVLO</sub>	V <sub>BAT</sub> rising (Note 4)	1.9	2.05	2.2	V
BAT UVLO Hysteresis	VBAT_UVLOH			50		mV

## USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONI	DITIONS	MIN	ТҮР	MAX	UNITS
BAT Supply Current With VB	IBAT_NOCHG	V <sub>BAT</sub> = 4.2V, VB co charger disabled	onnected,		4	8	μA
BAT Supply Current No VB	IBAT_NOVB	V <sub>BAT</sub> = 4.2V, VB no	ot connected		6	11	μA
CAP Regulator Voltage	V <sub>CAP</sub>	V <sub>VB</sub> = 5V		3.9	4.2	4.7	V
		V <sub>VB</sub> = 6.0V, I <sub>SFOU</sub> -	<sub>T</sub> = 0mA	5.0	5.25	5.5	
SFOUT Regulator Voltage	V <sub>SFOUT</sub>	V <sub>VB</sub> = 5.0V, I <sub>SFOU</sub> -	<sub>T</sub> = 15mA		4.9		V
SFOUT Overvoltage Protection Voltage	V <sub>SFOUT_OVP</sub>	(Note 5)			17		V
NVP Clamp Voltage	V <sub>NVP</sub>	Measured between V <sub>VB</sub> > 10V	VB and NVP,	5	7	10	v
NVP Resistance	R <sub>NVP</sub>	V <sub>VB</sub> < 5V		120	200	300	Ω
THERMAL PROTECTION							
Thermal Shutdown Threshold	T <sub>SHDN_LIM</sub>	(Note 6)			150		°C
Current Reduce Thermal Threshold	T <sub>CHG_LIM</sub>	(Note 7)			120		°C
VB-TO-SYS PATH	1	1					
SYS Regulation Voltage	V <sub>SYS_REG</sub>	I <sub>SYS</sub> = 5mA	MAX14746	V <sub>BAT</sub> REG <sup>+</sup> 0.14	V <sub>BAT</sub> REG <sup>+</sup> 0.2	V <sub>BAT</sub> _ REG <sup>+</sup> 0.26	v
			MAX14747		4.8		
VB-to-SYS Voltage Drop	V <sub>VB_SYS</sub>				40		mV
VB-to-SYS On-Resistance	R <sub>VB_SYS</sub>	V <sub>VB</sub> = 4.4V, I <sub>SYS</sub> =	400mA		160	350	mΩ
Soft-Start Input Current Time	t <sub>SS_VB_SYS</sub>				1		ms
		FSUS = 1			0		
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 000		96.5		
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 001		475	500	
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 010		633		
USB Input Current Limit	ILIMIT	IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 011		737		mA
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 100		944		
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 101		1048		
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 110		1570		
		IDEF = 0, IBusLim = 11, ILimSet[2:0] =	= 1, IBusDetSw[1:0] = 111		1885		

## USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
CHARGER PATH		· · · · · ·				
PAT to SVS On Desistance	<b>D</b> = 1= 111	V <sub>BAT</sub> = 5V, I <sub>BAT</sub> = 400mA		40	80	mΩ
BAT to SYS On-Resistance	R <sub>BAT_SYS</sub>	V <sub>BAT</sub> = 1.9V, I <sub>BAT</sub> = 100mA		83		11122
BAT to SYS Switch-On Threshold	V <sub>BAT_SYS_ON</sub>	V <sub>SYS</sub> falling	10	22	35	mV
BAT to SYS Switch-Off Threshold	V <sub>BAT_SYS_OFF</sub>	V <sub>SYS</sub> rising	-3	-1.5	0	mV
		SysMin[2:0] = 000, V <sub>BAT</sub> > 3.6V		V <sub>BAT</sub> + 0.1		
		SysMin[2:0] = 000, V <sub>BAT</sub> < 3.4V		3.6		
		SysMin[2:0] = 001, V <sub>BAT</sub> < 3.4V		3.7		
SYS Charger Current-		SysMin[2:0] = 010, V <sub>BAT</sub> < 3.4V		3.8		
Limiting Threshold Voltage	V <sub>SYS_LIM</sub>	SysMin[2:0] = 011, V <sub>BAT</sub> < 3.4V		3.9		
		SysMin[2:0] =100, V <sub>BAT</sub> < 3.4V	3.86	4	4.14	
		SysMin[2:0] =101, V <sub>BAT</sub> < 3.4V		4.1		
		SysMin[2:0] =110, V <sub>BAT</sub> < 3.4V		4.2		
		SysMin[2:0] =111, V <sub>BAT</sub> < 3.4V		4.3		
Charger Current Soft-Start Time	e			1		ms
BATTERY CHARGER LEVEL	.S	· ·				
		IPChg[1:0] = 00		30		
Precharge Current		IPChg[1:0] = 01		50		mA
	I <sub>PCHG</sub>	IPChg[1:0] = 10		70		
		PChg[1:0] = 11		100		
		VPChg = 0, VPChgLow[1:0] = 00, V <sub>BAT</sub> rising		2.15		
		VPChg = 0, VPChgLow[1:0] = 01, $V_{BAT}$ rising	2.15	2.25	2.35	
		VPChg = 0, VPChgLow[1:0] = 10, V <sub>BAT</sub> rising		2.35		
Prequalification Threshold		VPChg = 0, VPChgLow[1:0] = 11, V <sub>BAT</sub> rising		2.45		l v
	VBAT_PCHG	VPChg = 1, VPChgHigh[1:0] = 00, V <sub>BAT</sub> rising		2.7		1
		VPChg = 1, VPChgHigh[1:0] = 01, V <sub>BAT</sub> rising	2.70	2.80	2.90	1
		VPChg = 1, VPChgHigh[1:0] = 10, V <sub>BAT</sub> rising		2.9		1
		VPChg = 1, VPChgHigh[1:0] = 11, V <sub>BAT</sub> rising		3		1
Prequalification Threshold Hysteresis	V <sub>BAT_PCHG_HYS</sub>			100		mV

# USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
		IFChg[2:0] = 000			700		
		IFChg[2:0] = 001			300		1
		IFChg[2:0] = 010		180	200	220	1
BAT Charge Current Set		IFChg[2:0] = 011			600		
Range	IFCHG	IFChg[2:0] = 100			800		- mA
		IFChg[2:0] = 101			900		1
		IFChg[2:0] = 110			350		1
		IFChg[2:0] = 111			450		1
		ChgDone[2:0] = 00	0		10		
		ChgDone[2:0] = 00	1		20		]
		ChgDone[2:0] =			40		1
		010	TA = 0°C to +60°C	30		50	]
Charge Done Qualification	ICHG_DONE	ChgDone[2:0] = 01	1		50		mA
		ChgDone[2:0] = 100			60		]
		ChgDone[2:0] = 101			80		]
		ChgDone[2:0] = 11	0		100		]
		ChgDone[2:0] = 11	1		120		
		BatRegSel = 0, Bat	:RegLow[1:0] = "00"		4.05		
		BatRegSel = 0, Bat	RegLow[1:0] = "01"		4.1		]
		BatRegSel = 0, Bat	:RegLow[1:0] = "10"		4.15		]
		BatRegSel = 0, Bat T <sub>A</sub> =+25°C	:RegLow[1:0] = "11",	4.179	4.2	4.221	
		BatRegSel = 0, Bat T <sub>A</sub> =-40°C to +85°C	tRegLow[1:0] = "11",	4.158	4.2	4.242	
BAT Regulation Voltage	V <sub>BAT_REG</sub>	BatRegSel = 1, Bat	RegHi[2:0] = "000"		4.25		V
		BatRegSel = 1, Bat	RegHi[2:0] = "001"		4.3		1
		BatRegSel = 1, Bat	RegHi[2:0] = "010"		4.35		1
		BatRegSel = 1, BatRegHi[2:0] = "011"			4.4		]
		BatRegSel = 1, Bat	RegHi[2:0] = "100"		4.45		
		BatRegSel = 1, Bat	RegHi[2:0] = "101"		4.5		
		BatRegSel = 1, Bat	RegHi[2:0] = "110"		4.55		]
		BatRegSel = 1, Bat	RegHi[2:0] = "111"		4.6		]

## USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
		BatReChg[1:0] = 00	50		
DAT Decharge Threshold		BatReChg[1:0] = 01	100		\
BAT Recharge Threshold	VBAT_RECHG	BatReChg[1:0] = 10	150		– mV
		BatReChg[1:0] = 11	200		
BATTERY CHARGER TIMING	·				
		PChgTmr[1:0] = 00	30		
Maximum Prequalification		PChgTmr[1:0] = 01	60		Minutoo
Time	<sup>t</sup> PCHG	PChgTmr[1:0] = 10	120		- Minutes
		PChgTmr[1:0] = 11	240		
		FChgTmr[1:0] = 00	75		
Mavimum Fact Charge Time		FChgTmr[1:0] = 01	150		Minutes
Maximum Fast-Charge Time	<sup>t</sup> FCHG	FChgTmr[1:0] = 10	300		- Minutes
		FChgTmr[1:0] = 11	600		
	tтосна	MtChgTmr[1:0] = 00	30		
Maintain Ohanna Tima		MtChgTmr[1:0] = 01	15		Minutes
Maintain-Charge Time		MtChgTmr[1:0] = 10	0		- Minutes
		MtChgTmr[1:0] = 11	60		
Charge-Timer Accuracy	osc		-10	+10	%
Charge-Timer Extend Threshold	IFC_HALF	Charge current reduced due to overcurrent or overtemperature condition (Note 10)	50		%I <sub>FCHG</sub>
Charge-Timer Suspend Threshold	IFC_FIFTH	Charge current reduced due to overcurrent or overtemperature condition (Note 10)	20		%I <sub>FCHG</sub>
BATTERY DETECTION	1				_ I
		BatDetCntl = 0, V <sub>BAT</sub> > V <sub>BAT_UVLO</sub>	61		ms
V <sub>VB</sub> Rising to Battery Detec-	tBUS_BATDET	BatDetCntl = 0, V <sub>BAT</sub> < V <sub>BAT</sub> _UVLO	1.031		S
tion Valid Delay		BatDetCntl = 1	46		ms
V <sub>BAT</sub> Falling to BatDet		BatDetCntl = 0	1.015		S
Update Delay	<sup>t</sup> BATDET_F	BatDetCntl = 1	15		ms
		BatDetCntl = 0, V <sub>BAT</sub> > V <sub>BAT_UVLO</sub>	1.03		_
V <sub>BAT</sub> Rising to BatDet Update Delay	<sup>t</sup> BATDET_R	BatDetCntl = 0, V <sub>BAT</sub> < V <sub>BAT</sub> _UVLO	1.015		S
Opuale Delay		BatDetCntl = 1	15		ms

## USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	TYP	MAX	UNITS
JEITA BATTERY PACK MONIT	OR AND NTC DI	ETECTION					
THM Hot Threshold	т	V folling	MAX14746		23.8		0/ \ /
This not threshold	T <sub>4</sub>	V <sub>THM</sub> falling	MAX14747		19		%V <sub>CAP</sub>
THM Warm Threshold	T <sub>3</sub>	V <sub>THM</sub> falling	MAX14746		33.7		%V <sub>CAP</sub>
	13	V HM raining	MAX14747		30		/0 V CAP
THM Cool Threshold	T <sub>2</sub>	V <sub>THM</sub> rising	MAX14746		63.3		%V <sub>CAP</sub>
	.2	• • • • • • • • • • • • • • • • • • • •	MAX14747		66.75		/**CAF
THM Cold Threshold	T <sub>1</sub>	V <sub>THM</sub> rising	MAX14746		72.3		%V <sub>CAP</sub>
			MAX14747		77.2		
THM Disable Threshold	T <sub>HMDIS</sub>	V <sub>THM</sub> rising			96.6		%V <sub>CAP</sub>
THM Threshold Hysteresis	T <sub>HMHYS</sub>				60		mV
THM Input Leakage Current	ILTHM			-1		+1	μA
THM Detection Time	t <sub>THM</sub>				15		ms
CHARGER STATUS OUTPUT (	LED)						_
Output Logic-Low Voltage	V <sub>OLED</sub>	I <sub>SINK</sub> = 10mA			35	100	mV
Temperature Suspend Mode Blink Period	t <sub>TSUS</sub>	Blinking with 50 <sup>6</sup>	% duty cycle		1.5		s
Timeout Mode Blink Period	<sup>t</sup> тімоuт	Blinking with 50°	% duty cycle		0.15		s
Pulse Time for Fresh Battery Insertion					1		s
IMPEDANCE-MODE BATTERY	DETECTION						
Discharge Current	I <sub>DIS</sub>	V <sub>BAT</sub> = 3.6V		6	10	14	mA
Replace Current	I <sub>RPL</sub>	V <sub>BAT</sub> = 3.6V, V <sub>S</sub>	<sub>SYS</sub> > 4.0V	6	10	14	mA
Test Current Mismatch	I <sub>DR_MIS</sub>			-15		+15	%
Discharge Replace Time	t <sub>DIS RPL</sub>	V <sub>BAT</sub> = 3.6V			15		ms

## USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CHARGER DETECTION						
V <sub>DP SRC</sub> Voltage	V <sub>DP_SRC</sub>	I <sub>LOAD</sub> = 0 to 200µA	0.5	0.6	0.7	V
V <sub>DAT_REF</sub> Voltage	V <sub>DAT_REF</sub>		0.25	0.3	0.35	V
V <sub>LGC</sub> Voltage	V <sub>LGC</sub>		1.15	1.24	1.5	V
IDM_SINK Current	IDM_SINK	V <sub>OUT</sub> = 0.15V to 3.6V	50	80	110	μA
I <sub>DP_SRC</sub> Current	I <sub>DP_SRC</sub>	V <sub>OUT</sub> = 0V to 2.5V	5.5	8.4	10	μA
R <sub>DM_DWN</sub>	R <sub>DM_DWN</sub>		14.25	20	24.8	kΩ
I <sub>WEAK</sub> Current	IWEAK		0.01	0.1	0.3	μA
25% Resistor-Divider Ratio	R <sub>25</sub>		22.5	25	27.5	%
47% Resistor-Divider Ratio	R <sub>47</sub>		43.3	47	51.7	%
71% Resistor-Divider Ratio	R <sub>71</sub>		69.5	71.6	73.5	%
USB Charger Detect Time	tDPSRC_ON		40		60	ms
V <sub>BUS</sub> Debounce Time	t <sub>MDEB</sub>		20	30	40	ms
DCD Debounce	<sup>t</sup> DCD_DEB		36	40	44	ms
DCD Timeout	<sup>t</sup> DCD_TO			2000		ms
USB ANALOG SWITCH PERFC	ORMANCE (TDN/	TDP)				
Analog-Signal Range	V <sub>TDN</sub> V <sub>TDP</sub>		0		V <sub>CCINT</sub>	V
On-Resistance	R <sub>ONUSB</sub>	V <sub>BAT</sub> = 3.0V, I <sub>CDN</sub> , I <sub>CDP</sub> = 10mA, V <sub>CDN</sub> ,V <sub>CDP</sub> = 0 to 3.0V		3	6	Ω
On-Resistance Match Between Channels	DR <sub>ONUSB</sub>	V <sub>BAT</sub> = 3.0V, I <sub>CDN</sub> , I <sub>CDP</sub> = 10mA, V <sub>CDN</sub> ,V <sub>CDP</sub> = 400mV			0.5	Ω
On-Resistance Flatness	R <sub>FLATUSB</sub>	$V_{BAT} = 3.0V, I_{CDN}, I_{CDP} = 10mA,$ $V_{CDN}, V_{CDP} = 0 \text{ to } 3V$		0.3	1	Ω
Off-Leakage Current	I <sub>LUSB_OFF</sub>	Switch open, $V_{TDN}/V_{TDP} = 0.3V/2.5V$ , $V_{CDP}/V_{CDN} = 2.5V/0.3V$	-360		+360	nA
On-Leakage Current	ILUSB_ON	Switch closed, $V_{TDN}/V_{TDP}/V_{CDN}/V_{CDP} = 0.3V/2.5V$	-360		+360	nA
Analog Switch Turn-On Time	t <sub>ON</sub>	I <sup>2</sup> C stop to switch on, $R_L = 50\Omega$		0.5	1	ms
Analog Switch Turn-Off Time	toff	$I^2C$ stop to switch on, $R_L = 50\Omega$		0.1	1	ms
On-Capacitance	C <sub>ON</sub>	V <sub>IN</sub> = 0.5V <sub>P-P</sub> DC = 0V, f = 240MHz		6		pF
Off-Capacitance	C <sub>OFF</sub>	V <sub>IN</sub> = 0.5V <sub>P-P</sub> DC = 0V, f = 240MHz		3.5		pF

## USB Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Off-Isolation	V <sub>ISO</sub>	$\label{eq:RS} \begin{array}{l} R_{S} = R_{L} = 50\Omega, \ f = 20kHz, \\ V_{IN} = 0.5V_{P-P} \end{array}$		-60		dB
DIGITAL INPUTS/OUTPUTS (ID	DEF, CTYP, INT, L	JOK_, FSUS)				
Input Logic High-Voltage	VIH		1.4			V
Input Logic Low-Voltage	VIL				0.4	V
Leakage Current	I <sub>LEAK</sub>	CTYP, INT, UOK_only	-250		+250	nA
Open-Drain Output Logic-Low	V <sub>ODOL</sub>				0.4	V
STARTUP TIMINGS		· · ·				
VB to SYS Rise		IBusLim = 0, FSUSMsK = 0, IDEF = 0		205		ms
VB to SFOUT Rise		SFoutAsrt = 0		205		ms
VB to CTYP Falling Edge				205		ms
CTYP to UOK1 Falling Edge	tSYS_UOK1_F			5.5		ms
UOK1 to UOK2 Falling Edge Delay	tuok1_uok2	If UOK2 option enabled		400		ms
I <sup>2</sup> C TIMING SPECIFICATIONS (	(FIGURE 1)	1				1
I <sup>2</sup> C Maximum Clock Frequency	f <sub>SCL</sub>			400		kHz
Bus Free Time Between STOP and START Conditions	<sup>t</sup> BUF		1.3			μs
START Condition Setup Time	t <sub>SU:STA</sub>		0.6			μs
Repeated Start Condition Setup Time	t <sub>SU:STA</sub>		0.6			μs
START Condition Hold Time	t <sub>HD:STA</sub>		0.6			μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		0.6			μs
Clock Low Period	t <sub>LOW</sub>		1.3			μs
Clock High Period	t <sub>HIGH</sub>		0.6			μs
Data Valid to SCL Rise Time	t <sub>SU:DAT</sub>	Write-setup time	100			ns
Data Hold Time to SCL Fall	t <sub>HD:DAT</sub>	Write-hold time	0			ns
SCL, SDA Spike Suppression	t <sub>SP</sub>	Duration of spike on SCL and SDA that is not detected as a valid edge		50		ns
PROTECTION SPECIFICATION	IS	· · ·				1
		Human Body Model		±15		
ESD Protection, CDP/CDN		IEC61000-4-2 Air Gap		±4		kV
		IEC61000-4-2 Contact		±5		7
ESD Protection, All Other Pins		Human Body Model		±2		kV

## **USB** Detection with Smart Power Selector Li+ Chargers

#### **Electrical Characteristics (continued)**

- Note 2: All units are production tested at +25°C. Specifications over temperature are guaranteed by design.
- $V_{CCINT} = V_{CAP}$  (if CAP is present) or  $V_{BAT}$  (if CAP is not present). Note 3:
- Note 4: Threshold is valid when V<sub>VBDET</sub> < V<sub>VB</sub> < V<sub>VBOV</sub>. When V<sub>SYS</sub> < V<sub>BAT UVLO</sub>, the BAT-SYS switch opens and BAT is connected to SYS through a diode.
- When  $V_{VB} > V_{SFOUT_OVP}$ , SFOUT LDO turns off. Note 5:
- Note 6: When the die temperature exceeds T<sub>SFOUT\_TLIM</sub>, SFOUT regulator and SYS limiter turns off. V<sub>SYS</sub> is supplied by V<sub>BAT</sub>.
- **Note 7:** When the die temperature exceeds  $T_{CHG}$  LIM, charger current starts to reduce. **Note 8:**  $V_{SYS}$  LIM is the SYS voltage below which the charger starts to limit the charging current.
- Note 9: When  $V_{SYS}$  drops below  $V_{SYS}$  HLD, the battery charger does not move to the maintain charge state.
- Note 10: The charge timer extend threshold is the charge current level below which the charge timer clock runs at half speed. The charge timer suspend threshold is the charge current level below which the charge timer clock is paused.


#### START CONDITION REPEATED START CONDITION STOP CONDITION (S) (Sr) (P) SDA tsu:sto tHD:STA thd:sta tHD:DAT tSU:DAT tsu:sta SCL START CONDITION (S) ti ow thigh Figure 1. I<sup>2</sup>C Timing Diagram

#### **Timing Diagram**

## USB Detection with Smart Power Selector Li+ Chargers

#### **Typical Operating Characteristics**

(V<sub>BAT</sub> = 3.6V, V<sub>VB</sub> = 5V,  $T_A$  = +25°C, unless otherwise noted.)





BUS VOLTAGE (V)


## USB Detection with Smart Power Selector Li+ Chargers


#### **Typical Operating Characteristics (continued)**

(V<sub>BAT</sub> = 3.6V, V<sub>VB</sub> = 5V,  $T_A$  = +25°C, unless otherwise noted.)













100ms/div












# USB Detection with Smart Power Selector Li+ Chargers


#### **Typical Operating Characteristics (continued)**


(V<sub>BAT</sub> = 3.6V, V<sub>VB</sub> = 5V,  $T_A$  = +25°C, unless otherwise noted.)















## USB Detection with Smart Power Selector Li+ Chargers

## **Bump Configuration**



#### **Bump Descriptions**

BUMP	NAME	FUNCTION
A1	IDEF	Current-Limit Setting Input. IDEF has an internal 470kΩ pulldown resistor to GND. IDEF is only active if FSUSMsk bit is set to 0 and FSUS is LOW 0 = Input current limit determined by I <sup>2</sup> C settings (IBusLim, ILimSet, IBusDetSw bits) 1 = Input current limit set to 100mA
A2	CTYP	Charger Type Output. CTYP is an open-drain output that asserts when DCP, CDP, or Apple 2A adapter is detected.
A3, B3	BAT	Battery Connection. Connect a single-cell Li+ battery from BAT to GND. Connect a capacitor from BAT to GND with a minimum value of $10\mu$ F and a maximum value of $30\mu$ F.
A4, B4	SYS	System Load Connection. Connect SYS to the system load. Bypass SYS with a 10 $\mu$ F low-ESR ceramic capacitor to GND as close as possible to the device. Connect 50 $\mu$ F additional capacitance to GND away from the device.
A5, B5	VB	USB V <sub>BUS</sub> Input. VB is the input for the overvoltage protector. VB is monitored to detect the presence of a USB input power supply. Bypass VB with a $1\mu$ F ceramic capacitor to GND as close as possible to the device.
B1	FSUS	Force-Suspend Enable Input. FSUS is only active if the FSUSMsk bit is set to 0. FSUS has a 470kΩ pulldown resistor to GND. 0 = Current limit determined by IDEF/I <sup>2</sup> C configuration 1 = Input current limit is forced to 0


# USB Detection with Smart Power Selector Li+ Chargers

## **Bump Description (continued)**

BUMP	NAME	FUNCTION
B2	CAP	Internal LDO Bypass Connection. Connect a $1\mu$ F ceramic capacitor from CAP to GND as close as possible to the device. Connect the pullup resistor for the battery thermistor output (THM) to CAP. Ensure that the total load current out of CAP is less than 2mA.
C1	THM	Battery Temperature Thermistor Measurement Input
C2	SDA	I <sup>2</sup> C Serial Data Input/Output. Connect an external pullup resistor on SDA to the logic supply voltage.
C3	UOK1	SYS Voltage Valid and Battery Detect Output. UOK1 is an open-drain output.
C4	SFOUT	Protected LDO Output. SFOUT is powered from VB. Bypass SFOUT with a 1µF ceramic capacitor to GND as close as possible to the device. SFOUT can power the on-board USB 2.0 Hi-Speed host.
C5, E4	GND	Ground
D1	UOK2/EXT	UOK2: Delayed SYS Voltage Valid and Battery-Detect Output. UOK2 is an open-drain output. EXT: Push-Pull Output Control for External SYS-BAT pMOS Switch. Output pulled high to BAT when the charger is not present.
D2	SCL	I <sup>2</sup> C Serial Clock Input. Connect an external pullup resistor on SCL to the logic supply voltage.
D3	NVP	Gate Bias and Protection for External PFET. NVP protects VB from negative voltages. Leave uncon- nected if not used.
D4	LED	Charging Fault Indicator. LED is an open-drain output that indicates a battery charging fault. When a JEITA temperature fault is detected, LED is pulsed at 50% duty cycle with a period of 1.5s. When a charge timer fault is detected, or the BAT overvoltage threshold ( $V_{BATOV}$ ) is exceeded, LED is pulsed at 50% duty cycle with a period of 0.15s. Connect LED to GND if unused.
D5	CDP	USB Connector D+ Input
E1	INT	Interrupt Output. $\overline{INT}$ is an open-drain output that asserts whenever an unmasked interrupt occurs. Connect an external pullup resistor on $\overline{INT}$ to the logic supply voltage.
E2	TDP	USB Transceiver D+ Connection. Connect TDP to device microprocessor USB transceiver D+ line.
E3	TDN	USB Transceiver D- Connection. Connect TDN to device microprocessor USB transceiver D- line.
E5	CDN	USB Connector D- Input

# USB Detection with Smart Power Selector Li+ Chargers

## **Functional Diagram**



## USB Detection with Smart Power Selector Li+ Chargers

#### **Detailed Description**

The MAX14746/MAX14747 charger detector solutions integrate a smart-power selector with a linear charger that allows charging a Li+ battery and a powering system to load off the same USB power source. When the USB power source is not present or cannot provide enough power, the Li+ battery helps power the system. The devices protect against voltage faults and transients on VB up to 28V without interrupting operation.

The MAX14746/MAX14747 are compliant to USB Battery Charger Detection Rev  $1.2^*$  as well, as special chargers that bias the D+/D- lines. The devices limit VB input current based on the type of charging device that is detected and two digital inputs (IDEF and FSUS).

The devices monitor overcurrent and overtemperature faults and automatically manages the charger. Configurable interrupts and status information allow the system microcontroller to intervene.

#### **Negative Voltage Protection**

The MAX14746/MAX14747 feature a gate protection circuit for an external PFET that protects against negative voltages on V<sub>BUS</sub>. The NVP output has a resistor to GND and a voltage clamp for the gate of the PFET. The voltage clamp limits the gate-to-source voltage to 7.0V (typ) when the V<sub>BUS</sub> voltage is positive. If a negative voltage is present on V<sub>BUS</sub>, e.g., by a backwards connector, then the PFET turns off and provides negative voltage protection. This negative voltage protection requires that a device downstream from the MAX14746/MAX14747 provide reverse-current blocking on V<sub>BUS</sub>. This is required to allow the PFET to turn off. When the drain of the PFET is negative, current flows out of VB. If this reverse current is limited to a small value, V<sub>VB</sub> drops and the PFET gate-to-source voltage will drop below the threshold voltage.

#### **Supply Voltage Selector**

The MAX14746/MAX14747 select their power source themselves by monitoring the voltages at VB and BAT. The devices select  $V_{VB}$  when it is present; otherwise,  $V_{BAT}$ .

#### **Smart Power Selector**

The MAX14746/MAX14747 feature circuitry that seamlessly distributes power between the USB power supply input on VB, the battery on BAT, and system load on SYS when both an external charger adaptor and a battery are connected.

\*Except DCD timeout extended from 900ms to 2s for the MAX14746/ MAX14747. When the system load requirements are less than the input current limit, residual power from the input charges the battery. When the system load requirements exceed the input current limit, the battery supplies supplemental current to the load. When the battery is connected and there is no external power input, the battery powers the system. When an external power input is connected and the battery is discharged or not present, VB powers the system.

#### **USB Charger Detection**

The MAX14746/MAX14747 charger detection circuitry support full USB Battery Charger Rev 1.2\* detection. The devices detect all charger types, including standard USB ports, charging downstream ports (CDPs), and dedicated chargers. The devices also support Apple power adaptors with resistor dividers on the D+/D- pins at 500mA, 1000mA, and 2000mA current levels. See Charger Detection Timing Diagram.

#### System Load Switch

The MAX14746/MAX14747 feature an internal MOSFET that connect SYS to BAT for the battery to provide power to the system load. If the USB supply is at the current limit, the devices enable the switch to prevent the system voltage from falling below the battery voltage by supplying extra current from the battery. The battery is not charged if the system load continuously exceeds the input current limit, so this feature is useful for handling loads that are nominally below the input current limit but have high-current peaks exceeding the input current limit. The system uses battery energy during these peaks, but VB charges the battery at all other times.

#### **External System Load Switch**

The UOK2/EXT pin can be configured to function as a control signal for an external system load switch.

When the EXT functionality is enabled, the UOK2/EXT pin can drive the gate of an external PMOS connected between SYS and BAT.

When a valid VB voltage is present, EXT is pulled up to  $V_{SYS}$ . When VB is disconnected and  $V_{SYS}$  is equal to  $V_{BAT}$ , the EXT pin is driven to GND. This feature provides an extremely low-impedance SYS-BAT connection.

#### **Input-Current Limiter**

The input-current limiter distributes power from the external USB supply to the system load and battery charger. The input current limiter consists of a MOSFET bulk management to optimize the use of available power.

#### Invalid VB Voltage Protection

The MAX14746/MAX14747 enter overvoltage lockout (OVL) if V<sub>VB</sub> is above the overvoltage threshold. OVL protects the device and downstream circuitry from high-voltage stress up to 28V. The internal circuit remains powered, the charger turns off, the system load switch closes, and an interrupt triggers during OVL. V<sub>VB</sub> is also invalid if it is less than V<sub>BAT</sub> or less than the USB undervoltage threshold. The device takes the same actions as OVL while V<sub>VB</sub> is invalid.

#### **VB Input Current Limit**

The device limits VB input current to prevent input overload. Three methods can set the input current limit:

- a) Set the current limit automatically based on the capabilities of the source as indicated by the ChgTyp [3.0] value read from I<sup>2</sup>C (register 0x02).
- b) Set the current limit manually over I<sup>2</sup>C.
- c) Set the current limit manually using the IDEF and/ or FSUS inputs.

#### **Thermal Limiting**

If the local temperature exceeds 120°C (typ), the MAX14746/MAX14747 attempt to limit temperature increase by reducing the input current from VB. The system load has priority over charger current, so the device lowers the charge current to reduce overall input current. If the temperature continues to rise and reaches 150°C (typ), the device disconnects VB and the battery powers the entire system load.

#### **Adaptive Battery Charging**

The battery charger draws power from SYS while VB powers the system. The device reduces charge current to prevent  $V_{SYS}$  from falling if the total load exceeds the input current limit.

#### JEITA Compliant Battery Protection/ Charging

The MAX14746/MAX14747 monitor the temperature of the battery for safe charging of Li+ batteries according to JEITA standards. The devices measure the battery pack temperature by using a resistor divider formed by a pullup resistor connected to CAP and the battery pack thermistor. The external pullup allows matching to different thermistor nominal values. The JEITA circuitry supports thermistors with different  $\beta$  values, but the value must be fixed to choose the CAP pullup resistor. Typical  $\boldsymbol{\beta}$  values are 4250 (MAX14747) and 3380 (MAX14746). The THM input measures the voltage across the resistor divider. There are five temperature zones of operation and the charger termination voltage is controlled based on the pack temperature. The charger is automatically controlled and the active current temperture zone can be read from the JEITAStat[3:0] bits over I<sup>2</sup>C (register 0x03).

# **Register Map and Descriptions**

RFU = Reserved for future use. Do not change from default value. \*\* Register resets to default value on VB rising edge.

# MAX14746/MAX14747

# USB Detection with Smart Power Selector Li+ Chargers

# USB Detection with Smart Power Selector Li+ Chargers

#### **Chip ID Register**

ADDRESS:	0x00							
MODE:	Read Only							
BIT	7	6	5	4	3	2	1	0
NAME				Chip_	[d[7:0]			
RESET				SEE T	ABLE 4			
Chip_ld[7:0]	The Chip_Id	[7:0] bits show	information ab	out the versior	n of the MAX14	4746/MAX1474	7.	

## **Chip Revision Register**

ADDRESS:	0x01							
MODE:	Read Only							
BIT	7	6	5	4	3	2	1	0
NAME				Chip_l	Rev[7:0]			
RESET				SEE T	ABLE 4			
Chip_Rev[7:0]	The Chip_Re	ev[7:0] bits sh	ow information	about the revi	sion of the MA	X14746/MAX	14747 silicon.	

# USB Detection with Smart Power Selector Li+ Chargers

#### Status A Register

ADDRESS:		0x02						
MODE:		Read Only						
BIT	7	6	5	4	3	2	1	0
NAME		ChgT	yp[3:0]		BatDet		ChgStat[2:0]	
RESET				SEE T	ABLE 4			
ChgTyp[3:0]	0000 = Noth 0001 = SDP 0010 = CDP 0011 = DCP 0100 = Apple 0101 = Apple 0110 = Apple 0111 = Non-s current limit	ing attached. In automatic r In automatic r in automatic r 500mA charge 1A charger. In 2A charger. In standard charg is set to 0mA. r charger (D+/I	node, the curr node, the curr node, the curr er. In automatic n automatic m a automatic m er (D+/D- > 0	per is detected of rent limit is set to rent limit is set to rent limit is set to the mode, the curren hode, the curren hode, the curren $.715 \times V_{VB}$ , pos $_{/B}$ to 0.715 x V <sub>V</sub>	o 500mA (Or 10 o 1.5A. o 1.5A. urrent limit is set t limit is set to 5 t limit is set to 1 sibly indicating	00mA if UsbC t to 500mA 500mA. .5A. a PS2 adapte	er). In automat	
BatDet	BatDet indica 0 = No batte 1 = Battery c	ry detected.	of the battery	detection wher	n VB is present.			
ChgStat[2:0]	000 = Charg 001 = Charg 010 = Prech 011 = Fast c 100 = Fast c 101 = Mainta 110 = Mainta	er off. ing suspended arge in progres harge in progres	due to overte ess. ess using cons ess using cons rogress. r done.	of the battery c emperature. stant-current mo stant-voltage m	ode.			

\*POR value depends on external conditions.

# USB Detection with Smart Power Selector Li+ Chargers

#### Status B Register

ADDRESS:		0x03						
MODE:		Read Only						
BIT	7	6	5	4	3	2	1	0
NAME	VLim	ILim	UsbOVP	SysBatV	UsbOk		JeitaStat[2:0]	
RESET				SEE T/	ABLE 4			
RFU	Reserved for	r future use.						
VLim	0 = VB input	es when the inp voltage under voltage limited	limit	drop-out.				
ILim	0 = VB input	s when the VB current under current limited	imit.	eaches the lim	it.			
UsbOVP	VB Overvolta 0 = VB OVP 1 = VB OVP		Status					
SysBatV	charge the b charge curre valid condition a) $V_{SYS} - V_E$ b) $V_{SYS} = V_S$ 0 = Charge c	attery. If the tot	al load exceed SYS from colla following two: yp) ly reduced	Is the input cur apsing. The re <u>c</u>	rent limit, an ad	laptive char	draws power from ger control loop re nt is done looking	duces
UsbOk		ates when the vresent or outsident and valid.			id.			
JeitaStat[2:0]	000 = T < 0° 001 = 0°C < 010 = 10°C < 011 = 45°C < 100 = No the 101 = NTC in	C or T > 60°C. T < 10°C. < T < 45°C. < T < 60°C. ermistor detected nput disabled b ion disabled du	ed (THM high o y JeitaEn.	due to external	ery monitor is cu pullup).	urrently dete	ecting.	

# USB Detection with Smart Power Selector Li+ Chargers

#### Status C Register

ADDRESS:		0x04						
MODE:		Read Only						
BIT	7	6	5	4	3	2	1	0
NAME	RFU	RFU	RFU	RFU	ThrmSd	ChgTReg	DCDTmr	ChgTmo
RESET				SEE T	ABLE 4			
RFU	Reserved for	future use.						
ThrmSd	0 = Device n	cates when the ot in thermal sh thermal shutd	nutdown.	ermal shutdow	'n.			
ChgTReg	0 = Device n	licates when th ot reducing cha educing charge	arger current or	0 0	•	vent overheatin	ıg.	
DCDTmr	0 = DCD time	cates when a c er not expired c er has been ru	or not running.		exceeds t <sub>DCD</sub>	_TO.		
ChgTmo	0 = Charger	cates when the has not reache has reached a	d a timeout co	ndition or is dis	sabled.		dicate this faul	t condition.

## **Interrupt A Register**

ADDRESS:	0x05	05										
MODE:	Clear on Read											
BIT	7	7 6 5 4 3 2 1 0										
NAME	ChgTypInt	UsbOVPInt	SysBatVInt	RFU	BatDetInt	ChgStatInt	ChgTRegInt	ChgTmoInt				
RESET		SEE TABLE 4										
ChgTypInt	ChgTypInt is s	ChgTypInt is set when there is a change in ChgTyp[3:0] in register 0x02.										
UsbOVPInt	UsbOVPInt is	UsbOVPInt is set when there is a change in UsbOVP in register 0x03.										
SysBatVint	SysBatVint is	set when there	e is a change	in SysBatV in	register 0x03.							
BatDetInt	BatDetInt is se change in bat		-	n BatDet or the	e first battery de	etection comp	letes after a PC	R or a				
ChgStatInt	ChgStatInt is after a POR.	set when there	e is a change	in ChgStat[2:0	] in register 0x	02 or the first	charger status i	is entered				
ChgTRegInt	ChgTRegInt is	s set when the	re is a change	e in ChgTReg	in register 0x04	4.						
ChgTmoInt	ChgTmoInt is	set when there	e is a change	in ChgTmo in	register 0x04.							

# USB Detection with Smart Power Selector Li+ Chargers

#### Interrupt B Register

ADDRESS:		0x06						
MODE:		Clear on Rea	ad					
BIT	7	6	5	4	3	2	1	0
NAME	VLimInt	DCDTmrInt	ILimInt	ThrmSdInt	UsbOkInt	JeitaStatInt	JeitaHighTInt	JeitaTSdInt
RESET				SEE	TABLE 4			
VLimInt	VLimInt is se	t when the VB	voltage reac	hes the input v	oltage limit.			
DCDTmrInt	DCDTmrInt i	s set when a D	CD timeout o	occurs.				
lLimInt	ILimInt is set	when the VB of	urrent reach	es the input cu	rrent limit.			
ThrmSdInt	ThrmSdInt is	set when there	e is a change	e in ThrmSd in	egister 0x04.			
UsbOkInt	UsbOkInt is s	set when there	is a change	in UsbOk in reo	gister 0x03.			
JeitaStatInt	JeitaStatInt is	s set when ther	e is a chang	e in JeitaStat[2	:0] in register (	Dx03.		
JeitaHighTInt	JeitaHighTIn	t is set when th	e JEITA mor	nitor enters the	high battery te	mperature ran	ge (45°C < T < 6	о°С).
JEITATSDINT	JeitaTSdInt i (T < 0°C or T		JEITA monite	or enters the ve	ery low or very	high battery te	emperature range	9

## Interrupt Mask A Register

ADDRESS:		0x07						
MODE:		Read/Write						
BIT	7	6	5	4	3	2	1	0
NAME	ChgTypIntM	UsbOVPIntM	SysBatVIntM	RFU	BatDetIntM	ChgStatIntM	ChgTRegIntM	ChgTmoIntM
RESET				SE	E TABLE 4		·	
ChgTypIntM	ChgTypIntM n 0 = Masked. 1 = Not maske	nasks the ChgTy ed.	plnt interrupt in	the Int/	A register (0x08	5).		
UsbOVPIntM	UsbOVPIntM 0 = Masked. 1 = Not maske	masks the UsbC	)VPInt interrupt	in the Ir	ntA register (0x	05).		
SysBatVIntM	SysBatVintM ı	masks the SysB	atVint interrupt i	n the in	tA register (0x0	05).		
BatDetIntM	BatDetIntM m 0 = Masked. 1 = Not maske	asks the BatDet ed.	Int interrupt in th	ne IntA r	egister (0x05).			
ChgStatIntM	ChgStatIntM r 0 = Masked. 1 = Not maske	nasks the ChgS ed.	tatInt interrupt ir	the Int	A register (0x0	5).		
ChgTRegIntM	ChgTRegIntM 0 = Masked. 1 = Not maske	masks the Chg	TRegInt interrup	ot in the	IntA register ((	)x05).		
ChgTmoIntM	ChgTmoIntM 0 = Masked. 1 = Not maske	masks the ChgT ed.	molnt interrupt i	in the In	tA register (0x	05).		

# USB Detection with Smart Power Selector Li+ Chargers

## Interrupt Mask B Register

ADDRESS:		0x08						
MODE:		Read/Write						
BIT	7	6	5	4	3	2	1	0
NAME	VLimIntM	DCDTmrIntM	ILimIntM	ThrmSdIntM	UsbOkIntM	JeitaStatIntM	JeitaHighTIntM	JeitaTSdIntM
RESET		•		SI	EE TABLE 4		•	
VLimIntM	VLimIntM r	masks the VLim	Int interrup	t in the IntB re	gister (0x06).			
DCDTmrIntM	DCDTmrIn 0 = Maske 1 = Not ma		OCDTmrInt	interrupt in the	e IntB register	(0x06).		
lLimIntM	ILimIntM m 0 = Maske 1 = Not ma		t interrupt i	in the IntB regi	ster (0x06).			
ThrmSdIntM	ThrmSdInt 0 = Maske 1 = Not ma		nrmSdInt in	terrupt in the l	ntB register (0	x06).		
UsbOkIntM	UsbOkIntM 0 = Maske 1 = Not ma		oOkInt inte	rrupt in the Int	3 register (0x0	96).		
JeitaStatIntM	JeitaStatIn 0 = Maske 1 = Not ma		eitaStatInt	interrupt in the	IntB register	(0x06).		
JeitaHighTIntM	JeitaHighT 0 = Maske 1 = Not ma		JeitaHigh <sup>¬</sup>	FInt interrupt in	the IntB regis	ster (0x06).		
JeitaSdIntM	JeitaSdInt 0 = Maske 1 = Not ma		itaSdInt int	errupt in the In	tB register (0x	:06).		

# USB Detection with Smart Power Selector Li+ Chargers

#### **Charger Detection Control A Register**

ADDRESS:		0x09						
MODE:		Read/Write*						
BIT	7	6	5	4	3	2	1	0
NAME	RFU	RFU	nFsusEn	FSUSMsk	RFU	RFU	DCDEn	RFU
RESET				SEE TA	ABLE 4			
RFU	Reserved for	future use.						
nFsusEn	rent limit. If F	SUSMsk = 1, t ce is forced int	hen nFsusEn	trol. If FSUSMs controls the for le and the curre	ce suspend cu	irrent limit.	Is the force sus	pend cur-
FSUSMsk	0 = FSUS inp	asks the functi out controls for bit controls for	ce-suspend m	ode.				
DCDTEn	DCDTEn ena 0 = Not enab 1 = Enabled.	ables data cont led.	act detection.					

\*Register resets to default value on VB rising edge.

#### Input-Current Limit Control Register

ADDRESS:		0x0A								
MODE:		Read/Write*								
BIT	7	6	5	4	3	2	1	0		
NAME	IBusLim	RFU	RFU		ILimSet[2:0]		IBusDe	etSw[1:0]		
RESET		SEE TABLE 4								
IBusLim	0 = Automati bits in registe	er 0x02).	irrent limit is de	etermined usir	imit. ng adaptor dete nsDetSw[1:0] ar					
RFU	Reserved for	future use.								
ILimSet[2:0]	ILimSet[2:0] 000 = 100m/ 001 = 500m/ 010 = 600m/ 011 = 700m/ 100 = 900m/ 101 = 1000m 110 = 1500m 111 = 2000m/	A A A A A IA IA	rent limit in ma	anual mode wi	hen IBusDetSw	/[1:0] = 11.				
IBusDetSw [1:0]	IBusDetSw[1 00 = 0mA 01 = 100mA 10 = 500mA 11 = set by II	:0] sets the cu	rent limit on VI	B in manual m	iode.					

# USB Detection with Smart Power Selector Li+ Chargers

#### **Charge Control Register A**

ADDRESS:		0x0B						
MODE:		Read/Write*						
BIT	7	6	5	4	3	2	1	0
NAME	RFU	RFU	RFU		IFChg[2:0]		RFU	RFU
RESET		SEE TABLE 4						
RFU	Reserved for	Reserved for future use.						
IFChg[2:0]	IFChg[2:0] : 000 = 700m 001 = 300m 010 = 200m 011 = 600m 100 = 800m 101 = 900m 110 = 350m 111 = 450m	าA าA าA าA าA าA	er current in fas	st-charge mode	е.			

\*POR value depends on external conditions.

# USB Detection with Smart Power Selector Li+ Chargers

#### **Charger Control B Register**

ADDRESS:		0x0C						
MODE:		Read/Write*						
BIT	7	6	5	4	3	2	1	0
NAME	JeitaEn	BatUOKMsk	BatDetCntl	ChgEn	RFU		ChgDone[2:0	]
RESET				SEE TAI	BLE 4			
JeitaEn	0 = JEITA m always read: 1 = JEITA m	bles JEITA batte onitoring of ther s 101. onitoring of ther status of the the	mistor disabled	JeitaStat[2:0]				
BatUOKMsk	0 = Battery o	a masks the UOP detection signals detection signals	are generated					
BatDetCntl	0 = BatDet s	selects which me status bit will ind status bit will ind	cate battery pre	esence based	on the impeda	nce method.	,	M.
ChgEn	ChgEn enab 0 = Charger 1 = Charger		charger. ChgEn	does not affeo	ct the SYS nod	e.		
RFU	Reserved fo	r future use.						
ChgDone[2:0]	ChgDone[2: 000 = 10mA 001 = 20mA 010 = 40mA 011 = 50mA 100 = 60mA 101 = 80mA 110 = 100m/ 111 = 120m/	Ą	hold current wh	en constant-v	oltage fast cha	rging is done.		

# USB Detection with Smart Power Selector Li+ Chargers

#### **Charger Timer Register**

ADDRESS:		0x0D							
MODE: Read/Write*									
BIT	7	6	6 5 4 3 2 1						
NAME	RFU	RFU	MtChg	Tmr[1:0]	FChg	Fmr[1:0]	PChgT	mr[1:0]	
RESET			SEE TABLE 4						
RFU	Reserved f	or future use.							
MtChgTmr[1:0]	MtChgTmr  00 = 30min 01 = 15min 10 = 0min 11 = 60min		aintain charge	e timer when C	hgAutoStp is r	register 0x12 is	51.		
FChgTmr[1:0]	FChgTmr[1 00 = 75min 01 = 150mi 10 = 300mi 11 = 600mi	n n	t charge time	r.					
PChgTmr[1:0]	PChgTmr[1 00 = 30min 01 = 60min 10 = 120mi 11 = 240mi	n	e charge timer						

# USB Detection with Smart Power Selector Li+ Chargers

## **Charger Detection Control A Register**

ADDRESS:	0x0E							
MODE:	Read/Write	9*						
BIT	7	6	5	4	3	2	1	0
NAME	BatReC	Chg[1:0]	BatRe	gLow[1:0]	BatRegSel		BatRegHi[2:0	]
RESET				SE	E TABLE 4			
BatReChg[1:0]		is amount, th V V			on to V <sub>BAT.</sub> Once ill recharge it.	V <sub>BAT</sub> falls to	below the reg	ulation volt-
BatRegLow[1:0]	BatRegLow 00 = 4.05V 01 = 4.10V 10 = 4.15V 11 = 4.20V		e battery regu	lation voltage	when BatRegSel	= 0.		
BatRegSel		G + 200mV. N n properly. itRegLow			y regulation voltages and such that VSYS			
BatRegHi[2:0]	BatRegHis 000 = 4.25 001 = 4.30 010 = 4.35 011 = 4.40 100 = 4.45 101 = 4.50 110 = 4.55 111 = 4.60	V V V V V	ry regulation v	voltage when	BatRegSel = 1			

# USB Detection with Smart Power Selector Li+ Chargers

## **Precharge Control Register**

ADDRESS:	0x10							
MODE:	Read/Write*							
BIT	7	6	5	4	3	2	1	0
NAME	VPChg	IPCh	ng[1:0]	VPChg	Low[1:0]	VPChgl	High[1:0]	BatDetChgM
RESET				SEE TA	ABLE 4			
VPChg		e rises above gLow[1:0].	e threshold set the threshold o			The charger	uses precha	arging until the
IPChg[1:0]	IPChg[1:0] sets 00 = 30mA 01 = 50mA 10 = 70mA 11 = 100mA	s the prechar	ge current.					
VPChgLow [1:0]	VPChgLow[1:0 00 = 2.15V 01 = 2.25V 10 = 2.35V 11 = 2.45V	)] sets the pre	echarge voltage	threshold wh	en VPChg = 0			
VPChgHigh [1:0]	VPChgHigh[1: 00 = 2.70V 01 = 2.80V 10 = 2.90V 11 = 3.00V	0] sets the pr	echarge voltage	e threshold wh	nen VPChg = 1	1.		
BatDetChgM	0 = BatDet sta	te affects cha te does not a	ffect charger be	er state diagr havior.	am.			

# USB Detection with Smart Power Selector Li+ Chargers

## **Charger Detection Control B Register**

ADDRESS:	0x11								
MODE:	Read/Write*								
BIT	7	6         5         4         3         2         1							
NAME	SFOutOrd	SFOutAsrt	AnSw	AnSwCntl[1:0] ChgTypMan* ChgAutoStart BatDetChgEn UsbC					
RESET		SEE TABLE 4							
SFOutOrd	0 = Force SF		ne internal	LDO is disat	oled and V <sub>SFOUT</sub>	is 0V. and the SFOutA	srt bit.		
SFOutAsrt	0 = SFOUT t complete.	ontrols the per urns on after a urns on immed	a complete	charger dete	ection cycle. VB o	does not pass cu	rrent until charge	detection is	
AnSwCntl[1:0]	00 = Automa tected. 01 = Switche 10 = Switche	D] controls the tic mode. The s forced open s forced open s forced close	switches a			tion and closed if	f an SDP or CDP	are de-	
ChgTypMan*	Set to 1 to fo 0 = Disable	e Manual Dete rce charger de charger detecti	etection. Af	ter the detec	tion completes th	ne bit resets to 0.			
ChgAutoStart	Charger Auto-Restart Control 0 = Charger remains in maintain charge done even when V <sub>BAT</sub> is less than charge restart threshold. 1 = Charger automatically restarts when V <sub>BAT</sub> drops below charge restart threshold.								
BatDetChgEn	BatDetChgEn enables running the charger during battery detection. 0 = The charger is not allowed to turn on during battery detection if ChgEn = 0 in register 0x0C. 1 = The charger is allowed to turn on during battery detection even when ChgEn = 0 in register 0x0C.								
UsbCompl	0 = If an SDF	P is detected ir	n auto curr	ent limit setti	•	an SDP port. ut current limit is ut current limit is			

# USB Detection with Smart Power Selector Li+ Chargers

#### **Charger Control C Register**

ADDRESS:		0x12								
MODE:		Read/Write*	Read/Write*							
BIT	7	6	5	4	3	2	1	0		
NAME	ChgAutoStp	SFOutData	SFOutData RFU RFU SysMin[2:0] RFU							
RESET				SEE TA	BLE 4			·		
ChgAutoStp	ChgAutoStp c 0 = Auto stop 1 = Auto stop	disabled.	sition from ma	intain charge r	node to main	ntain charge don	е.			
SFOutData	by the SFOut0 0 = SFOUT is	Ord and SFOutA turned on for all	srt settings in valid charge	register 0x11. types (see Ch	ngTyp[3:0] in	nly for SDP/CDP register 0x02). gTyp[3:0] = 010		is overridder		
SysMin[2:0]	SysMin sets S actively reduct will not functio 000 = 3.6V 001 = 3.7V 010 - 3.8V 011 = 3.9V 100 = 4.0V 101 = 4.1V 110 = 4.2V 111 = 4.3V	es the charge cu	Minimum Thre	shold. When ∖	/ <sub>SYS</sub> approa <sub>SYS</sub> . Note, if	iches V <sub>SYS</sub> _LIN VSYS < VSYS_	<sub>/I</sub> , an internal LIM, the batte	loop will ery charger		
RFU	Reserved for f	uture use. Must	be set to 1.				1			


\*Register resets to default value on VB rising edge.

#### **Current-Limit Monitor Register**

ADDRESS:	0x13	0x13							
MODE:	Read Only*								
BIT	7	6	5	4	3	2	1	0	
NAME		ILimMon[7:0]							
RESET	SEE TABLE 4								
ILimMon[7:0]	ILimMon[7:0] r 0000 0000 = 0 0000 0001 = 1 0000 010 = 5 0000 0100 = 6 0000 1000 = 7 0001 0000 = 9 0010 0000 = 1 0100 0000 = 1 1000 0000 = 2	0mA 00mA 600mA 600mA 700mA 000mA 000mA 500mA	B input curren	t limit setting th	at is currently	y used.			

## USB Detection with Smart Power Selector Li+ Chargers

#### State Diagram



## USB Detection with Smart Power Selector Li+ Chargers

#### **Applications Information**

#### I<sup>2</sup>C Interface


The MAX14646/MAX14647 contain an I<sup>2</sup>C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.


#### Start, Stop, And Repeated Start Conditions

When writing to the MAX14646/MAX14647 using I<sup>2</sup>C, the master sends a START condition (S) followed by the MAX14646/MAX14647 I<sup>2</sup>C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I<sup>2</sup>C slave. See Figure 2.

#### **Slave Address**

Set the Read/Write bit high to configure the MAX14646/ MAX14647 to read mode (<u>Table 1</u>). Set the Read/Write bit low to configure the MAX14646/MAX14647 to write mode. The address is the first byte of information sent to the MAX14646/MAX14647 after the START condition.





#### **Bit Transfer**

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the <u>Start, Stop, And Repeated Start Conditions</u> section). Both SDA and SCL remain high when the bus is not active.

#### Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (Figure 3). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition

#### Table 1. I<sup>2</sup>C Slave Addresses

ADDRESS FORMAT	HEX	BINARY
7-bit slave ID (MAX14746)	0x12	0001 010
Write Address (MAX14746)	0x14	0001 0100
Read Address (MAX14746)	0x15	0001 0101
7-bit slave ID (MAX14747)	0x02	0000 010
Write Address (MAX14747)	0x04	0000 0100
Read Address (MAX14747)	0x05	0000 0101




Figure 3. Write Byte Sequence

## USB Detection with Smart Power Selector Li+ Chargers

#### **Burst Write**

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 4). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends eight data bits
- 7) The slave asserts an ACK on the data line
- 8) Repeat 6 and 7 N-1 times
- 9) The master generates a STOP condition

#### Single Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (Figure 5). The following procedure describes the single byte read operation:

- 1)The master sends a START condition
- 2)The master sends the 7-bit slave address plus a write bit (low)
- 3)The addressed slave asserts an ACK on the data line
- 4)The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends a REPEATED START condition
- 7)The master sends the 7-bit slave address plus a read bit (high)
- 8)The addressed slave asserts an ACK on the data line
- 9)The slave sends eight data bits
- 10) The master asserts a NACK on the data line
- 11) The master generates a STOP condition




Figure 4. Burst Write Sequence




Figure 5. Read Byte Sequence

# USB Detection with Smart Power Selector Li+ Chargers

#### **Burst Read**

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (Figure 6). The following procedure describes the burst byte read operation:

- 1)The master sends a START condition
- 2)The master sends the 7-bit slave address plus a write bit (low)
- 3)The addressed slave asserts an ACK on the data line
- 4)The master sends the 8-bit register address
- 5)The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6)The master sends a REPEATED START condition
- 7)The master sends the 7-bit slave address plus a read bit (high)
- 8)The slave asserts an ACK on the data line

- 9)The slave sends eight data bits
- 10) The master asserts an ACK on the data line
- 11) Repeat 9 and 10 N-2 times
- 12) The slave sends the last eight data bits
- 13) The master asserts a NACK on the data line
- 14) The master generates a STOP condition

#### **Acknowledge Bits**

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14746 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (see Figure 7). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 6. Burst Read Sequence




Figure 7. Acknowledge

## USB Detection with Smart Power Selector Li+ Chargers

#### **High-ESD Protection**

Electrostatic Discharge (ESD)-protection structures are incorporated on all pins to protect against electrostatic discharges up to  $\pm 2kV$  Human Body Model (HBM) encountered during handling and assembly. CDP and CDN are further protected against ESD up to  $\pm 15kV$  (HBM) without damage. The ESD structures withstand high ESD in both normal operation and when the device is powered down. After an ESD event, the MAX14746/MAX14747 continues to function without latchup.

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

#### **Human Body Model**

Figure 8 shows the Human Body Model. Figure 9 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor




Figure 8. Human Body ESD Test Model




Figure 9. Human Body Current Waveform

charged to the ESD voltage of interest that is then discharged into the device through a  $1.5k\Omega$  resistor.

#### IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. It does not specifically refer to integrated circuits. The MAX14746/MAX14747 are specified for  $\pm$ 4kV Air-Gap and  $\pm$ 5kV Contact Discharge IEC 61000-4-2 on the CDP and CDN pins.

The main difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2. Because series resistance is lower in the IEC 61000-4-2 ESD test model (Figure 10), the ESDwithstand voltage measured to this standard is generally lower than that measured using the Human Body Model. Figure 11 shows the current waveform for the  $\pm$ 6kV IEC 61000-4-2 Level 4 ESD Contact Discharge test. The Contact Discharge method connects the probe to the device before the probe is energized.




Figure 10. IEC61000-4-2 ESD Test Model




Figure 11. IEC61000-4-2 ESD Generator Current Waveform

# USB Detection with Smart Power Selector Li+ Chargers

#### **Table 2. Part Selection**

PART NUMBER	EXT/UOK2 FUNCTION	BATTERY OVP
MAX14746B	EXT	Disabled
MAX14747	EXT	Enabled

#### **Table 3. Register Bit Default Values**


REGISTER BITS	MAX14746B	MAX14747
IBusLim	Manual	Automatic
ILimSet[2:0]	500mA	500mA
IFChg[2:0]	600mA	200mA
ChgEn	Enabled	Disabled
BatReChg[1:0]	100mV	100mV
BatRegLow[1:0]	4.20V	4.20V
BatDetIntM	Masked	Masked
ChgStatIntM	Masked	Masked
VPChg	VPChgHigh	VPChgLow
IPChg[1:0]	100mA	50mA
VPChgLow[1:0]	2.45V	2.25V
VPChgHigh[1:0]	3.00V	2.80V
SFoutAsrt	Immediately	Delayed
FSUSMsk	FSUS	FSUS
BatDetChgM	Not Masked	Not Masked
JeitaEn	Enabled	Enabled
BatDetCntl	Thermistor	Thermistor
ChgDone[2:0]	50mA	60mA
ChgAutoStart	Enabled	Enabled
BatDetChgEn	Enabled	Enabled
UsbCmpl	500mA	500mA
BatRegSel	BatRegLow	BatRegLow
BatRegHi[2:0]	4.35V	4.35V
SFoutData	All Chargers	All Chargers
SysMin[2:0]	4.3V	4.3V
MAX_VSYS_REG	VBAT_REG + 0.2V	4.8V

#### DEFAULT VALUES REGISTER REGISTER ADDRESS NAME MAX14746B MAX14747 0x00 Chip\_Id 0x2E 0x30 0x01 Chip\_Rev 0x01 0x11 0x02 StatusA 0x00 0x00 0x03 StatusB 0x46 0x46 0x04 StatusC 0x00 0x00 0x05 IntA 0xA0 0xA0 0x06 IntB 0xA4 0xA4 0x07 IntMaskA 0x00 0x00 0x08 IntMaskB 0x00 0x00 0x09 CDetCntlA 0x22 0x22 **ILimCntl** 0x0A 0x87 0x07 ChgCntlA 0x0B 0x0C 0x08 0x0C ChgCntlB 0xF3 0xE4 0x0D ChgTmr 0x2E 0x2E 0x0E ChgVSet 0x72 0x72 0x0F JeitaCntl 0x00 0x00 0x10 ChgPCntl 0xFE 0x2A CDetCntlB 0x11 0xC6 0x86 0x12 ChgCntlC 0x8F 0x81 0x13 **ILimMon** 0x00 0x00

#### Table 4. Register Default Values

# USB Detection with Smart Power Selector Li+ Chargers

#### **Typical Operating Circuit**



## **Ordering Information**

PART	TEMP RANGE	BUMP-PACKAGE
MAX14746BEWA+	-40°C to +85°C	25 WLP
MAX14747EWA+	-40°C to +85°C	25 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

#### **Chip Information**

PROCESS: BICMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO. Refer to <u>Application</u> Note 1891	
25 WLP	W252J2+1	<u>21-0453</u>		

## USB Detection with Smart Power Selector Li+ Chargers

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/15	Initial release	—
1	1/17	Updated for Pass 2 material	3, 11, 13, 19–33, 39
2	11/17	Removed future product asterisks	40

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.