# Enhanced Voltage Mode PWM Controller

The CS51221 fixed frequency feed forward voltage mode PWM controller contains all of the features necessary for basic voltage mode operation. This PWM controller has been optimized for high frequency primary side control operation. In addition, this device includes such features as: Soft−Start, accurate duty cycle limit control, less than 50µA startup current, over and undervoltage protection, and bidirectional synchronization. The CS51221 is available in a 16 lead SOIC narrow surface mount package.

### **Features**

- 1.0 MHz Frequency Capability
- Fixed Frequency Voltage Mode Operation, with Feed Forward
- Thermal Shutdown
- Undervoltage Lock−Out
- Accurate Programmable Max Duty Cycle Limit
- 1.0 A Sink/Source Gate Drive
- Programmable Pulse−By−Pulse Overcurrent Protection
- Leading Edge Current Sense Blanking
- 75 ns Shutdown Propagation Delay
- Programmable Soft−Start
- Undervoltage Protection
- Overvoltage Protection with Programmable Hysteresis
- Bidirectional Synchronization
- 25 ns GATE Rise and Fall Time (1.0 nF Load)
- 3.3 V 3% Reference Voltage Output
- Pb−Free Packages are Available\*



# **ON Semiconductor®**

**http://onsemi.com**





 $A$  = Assembly Location<br>WL,  $L$  = Wafer Lot  $=$  Wafer Lot



 $WW, W = Work Week$ -

# **ORDERING INFORMATION**



\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



### **MAXIMUM RATINGS**



Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 60 second maximum above 183°C.

#### **MAXIMUM RATINGS**



**ELECTRICAL CHARACTERISTICS** (−40°C < T<sub>A</sub> < 85°C; −40°C < T」 < 125°C; 3.0 V < V<sub>C</sub> < 15 V; 4.7 V < V<sub>CC</sub> < 15 V;  $R_T$  = 12 k;  $C_T$  = 390 pF; unless otherwise specified.)







2. Guaranteed by design, not 100% tested in production.





3. Guaranteed by design, not 100% tested in production.

# **PACKAGE PIN DESCRIPTION**





**Figure 2. Block Diagram**

#### **APPLICATION INFORMATION**

#### **THEORY OF OPERATION**

#### **Feed Forward Voltage Mode Control**

In conventional voltage mode control, the ramp signal has fixed rising and falling slope. The feedback signal is derived solely from the output voltage. Consequently, voltage mode control has inferior line regulation and audio susceptibility.

Feed forward voltage mode control derives the ramp signal from the input line, as shown in Figure 3. Therefore, the ramp of the slope varies with the input voltage. At the start of each switch cycle, the capacitor connected to the FF pin is charged through a resistor connected to the input voltage. Meanwhile, the Gate output is turned on to drive an external power switching device. When the FF pin voltage reaches the error amplifier output  $V_{\text{COMP}}$  the PWM comparator turns off the Gate, which in turn opens the external switch. Simultaneously, the FF capacitor is quickly discharged to 0.3 V.

Overall, the dynamics of the duty cycle are controlled by both input and output voltages. As illustrated in Figure 4, with a fixed input voltage the output voltage is regulated solely by the error amplifier. For example, an elevated output voltage reduces  $V_{COMP}$  which in turn causes duty cycle to decrease. However, if the input voltage varies, the slope of the ramp signal will react immediately which provides a much improved line transient response. As an example shown in Figure 5, when the input voltage goes up, the rising edge of the ramp signal increases which reduces duty cycle to counteract the change.



**Figure 3. Feed Forward Voltage Mode Control**

The feed forward feature can also be employed to provide a volt−second clamp, which limits the maximum product of input voltage and turn on time. This clamp is used in circuits, such as Forward and Flyback converter, to prevent the transformer from saturating. Calculations used in the design of the volt−second clamp are presented in the Design Guidelines section.







**Figure 5. Pulse Width Modulated by Input Voltage with Constant Output Current**

#### **Powering the IC & UVL**

The Undervoltage Lockout (UVL) comparator has two voltage references; the start and stop thresholds. During power-up, the UVL comparator disables VREF (which in−turn disables the entire IC) until the controller reaches its V<sub>CC</sub> start threshold. During power-down, the UVL comparator allows the controller to operate until the  $V_{CC}$ stop threshold is reached. The CS51221 requires only 50  $\mu$ A during startup. The output stage is held at a low impedance state in lock out mode.

During power up and fault conditions, the Soft−Start clamps the Comp pin voltage and limits the duty cycle. The power up transition tends to generate temporary duty cycles much greater than the steady state value due to the low output voltage. Consequently, excessive current stresses often take place in the system. Soft−Start technique alleviates this problem by gradually releasing the clamp on the duty cycle to eliminate the in−rush current. The duration of the Soft−Start can be programmed through a capacitance connected to the SS pin. The constant charging current to the SS pin is  $50 \mu A$  (typ).

The  $V_{REF}$  (ok) comparator monitors the 3.3 V  $V_{REF}$ output and latches a fault condition if  $V_{REF}$  falls below 3.1 V. The fault condition may also be triggered when the OV pin voltage rises above 2.0 V or the UV pin voltage falls below 1.0 V. The undervoltage comparator has a built−in hysteresis of 75 mV (typ). The hysteresis for the OV comparator is programmable through a resistor connected to the OV pin. When an OV condition is detected, the overvoltage hysteresis current of  $12.5 \mu A$  (typ) is sourced from the pin.

In Figure 6, the fault condition is triggered by pulling the UV pin to the ground. Immediately, the SS capacitor is discharged with  $5.0 \mu A$  of current (typ) and the GATE output is disabled until the SS voltage reaches the discharge voltage of 0.3 V (typ). The IC starts the Soft−Start transition again if the fault condition has recovered as shown in Figure 6. However, if the fault condition persists, the SS voltage will stay at 0.1 V until the removal of the fault condition.



**Figure 6. The Fault Condition Is Triggered when the UV Pin Voltage Falls Below 1.0 V. The Soft−Start Capacitor Is Discharged and the GATE Output Is Disabled. CH2: Envelop of GATE Output, CH3: SS Pin with 0.01 μF Capacitor, CH4: UV Pin** 

#### **Current Sense and Overcurrent Protection**

The current can be monitored by the  $I_{\text{SENSE}}$  pin to achieve pulse by pulse current limit. Various techniques, such as a using current sense resistor or current transformer, can be adopted to derive current signals. The voltage of the  $I_{\rm SET}$  pin sets the threshold for maximum current. As shown in Figure 7, when the  $I_{\text{SENSE}}$  pin voltage exceeds the  $I_{\text{SET}}$ voltage, the current limit comparator will reset the GATE latch flip−flop to terminate the GATE pulse.





The current sense signal is prone to leading edge spikes caused by the switching transition. A RC low−pass filter is usually applied to the current signals to avoid premature triggering. However, the low pass filter will inevitably change the shape of the current pulse and also add cost. The CS51221 uses leading edge blanking circuitry that blocks out the first 150 ns (typ) of each current pulse. This removes the leading edge spikes without altering the current waveform. The blanking is disabled during Soft−Start and when the  $V_{COMP}$  is saturated high so that the minimum on−time of the controller does not have the additional blanking period. The max SS detect comparator keeps the blanking function disabled until SS charges fully. The output of the max Duty Cycle detector goes high when the error amplifier output gets saturated high, indicating that the output voltage has fallen well below its regulation point and the power supply may be underload stress.

#### **Oscillator and Synchronization**

The switching frequency is programmable through a RC network connected to the  $R<sub>T</sub>C<sub>T</sub>$  Pin. As shown in Figure [8](#page-9-0), when the  $R<sub>T</sub>C<sub>T</sub>$  pin reaches 2.0 V, the capacitor is discharged by a 1.0 mA current source and the Gate signal is disabled. When the  $R_T C_T$  pin decreases to 1.0 V, the Gate output is turned on and the discharge current is removed to let the  $R<sub>T</sub>C<sub>T</sub>$  pin ramp up. This begins a new switching cycle. The  $C_T$  charging time over the switch period sets the maximum duty cycle clamp which is programmable through the  $R_T$ value as shown in the Design Guidelines. At the beginning of each switching cycle, the SYNC pin generates a 2.5 V, 320 nS (typ) pulse. This pulse can be utilized to synchronize other power supplies.

<span id="page-9-0"></span>







An external pulse signal can feed to the bidirectional SYNC pin to synchronize the switch frequency. For reliable operation, the sync frequency should be approximately 20% higher than free running IC frequency. As show in Figure 9, when the SYNC pin is triggered by an incoming signal, the IC immediately discharges  $C_T$ . The GATE signal is turned on once the  $R<sub>T</sub>C<sub>T</sub>$  pin reaches the valley voltage. Because of the steep falling edge, this valley voltage falls below the regular 1.0 V threshold. However, the  $R<sub>T</sub>C<sub>T</sub>$  pin voltage is then quickly raised by a clamp. When the  $R<sub>T</sub>C<sub>T</sub>$  pin reaches the 0.95 V (typ) Valley Clamp Voltage, the clamp is disconnected after a brief delay and  $C_T$  is charged through  $R_T$ .

#### **DESIGN GUIDELINES**

#### **Switch Frequency and Maximum Duty Cycle Calculations**

Oscillator timing capacitor,  $C_T$ , is charged by  $V_{REF}$ through  $R_T$  and discharged by an internal current source. During the discharge time, the internal clock signal sets the Gate output to the low state, thus providing a user selectable maximum duty cycle clamp. Charge and discharge times are determined by following general formulas;

$$
t_{C} = RTCT \ln \left( \frac{(VREF - VVALLEY)}{(VREF - VPEAK)} \right)
$$

$$
t_{d} = RTCT \ln \left( \frac{(VREF - VPEAK - IdRT)}{(VREF - VVALLEY - IdRT)} \right)
$$

where:

 $t_C$  = charging time;

 $t_d$  = discharging time;

 $V_{\text{VALLEY}}$  = valley voltage of the oscillator;

 $V<sub>PEAK</sub>$  = peak voltage of the oscillator.

Substituting in typical values for the parameters in the above formulas,  $V_{REF} = 3.3 V$ ,  $V_{VALLEY} = 1.0 V$ ,  $V_{PEAK} =$ 2.0 V,  $I_d = 1.0$  mA:

$$
t_C = 0.57R_T C_T
$$

$$
t_d = R_T C_T \ln\left(\frac{1.3 - 0.001R_T}{2.3 - 0.001R_T}\right)
$$

$$
D_{max} = \frac{0.57}{0.57 + \ln\left(\frac{1.3 - 0.001R_T}{2.3 - 0.001R_T}\right)}
$$

It is noticed from the equation that for the oscillator to function properly,  $R_T$  has to be greater than 2.3 k.

#### **Select RC for Feed Forward Ramp**

If the line voltage is much greater than the FF pin Peak Voltage, the charge current can be treated as a constant and is equal to  $V_{\text{IN}}/R$ . Therefore, the volt–second value is determined by:

$$
V_{IN} \times T_{ON} = (V_{COMP} - V_{FF(d)}) \times R \times C
$$

where:

 $V_{COMP} = COMP$  pin voltage;

 $V_{FF(d)}$  = FF pin discharge voltage.

As shown in the equation, the volt−second clamp is set by the  $V_{\text{COMP}}$  clamp voltage which is equal to 1.8 V. In Forward or Flyback circuits, the volt−second clamp value is designed to prevent transformers from saturation.

In a buck or forward converter, volt−second is equal to

$$
V_{IN} \times T_{ON} = \left(\frac{V_{OUT} \times T_S}{n}\right)
$$

n = transformer turns ratio, which is a constant determined by the regulated output voltage, switching period and transformer turns ration (use 1.0 for buck converter). It is interesting to notice from the aforementioned two equations



**Figure 10. Typical Performance Characteristics, Oscillator Frequency vs. C<sub>T</sub>** 

that during steady state,  $V_{\text{COMP}}$  doesn't change for input voltage variations. This intuitively explains why FF voltage mode control has superior line regulation and line transient response. Knowing the nominal value of  $V_{IN}$  and  $T_{ON}$ , one can also select the value of RC to place  $V_{\text{COMP}}$  at the center of its dynamic range.

#### **Select Feedback Voltage Divider**

As shown in Figure 12, the voltage divider output feeds to the FB pin, which connects to the inverting input of the error amplifier. The non−inverting input of the error amplifier is connected to a 1.27 V (typ) reference voltage. The FB pin has an input current which has to be considered for accurate DC outputs. The following equation can be used to calculate the R1 and R2 value

$$
\left(\frac{R2}{R1 + R2}\right) V_{\text{OUT}} = 1.27 - \nabla
$$

where ∇ is the correction factor due to the existence of the FB pin input current Ier.

$$
\nabla = (Ri + R1 // R2) \text{ler}
$$

 $Ri = DC$  resistance between the FB pin and the voltage divider output.

 $Ier = V<sub>FB</sub>$  input current, 1.3  $\mu$ A typical.

#### **Design Voltage Dividers for OV and UV Detection**

In Figure 13, the voltage divider uses three resistors in series to set OV and UV threshold seen from the input voltage. The values of the resistors can be calculated from the following three equations, where the third equation is derived from OV hysteresis requirement.

$$
V_{IN(LOW)} \times \left(\frac{R2 + R3}{R2 + R3 + R1}\right) = 1.0 V \tag{A}
$$

$$
VIN(HIGH) \times \left(\frac{R3}{R2 + R3 + R1}\right) = 2.0 V
$$
 (B)



**Figure 11. Typical Performance Characteristics, Oscillator Duty Cycle vs. R<sub>T</sub>** 

$$
12.5 \mu A \times (R1 + R2) = VHYST
$$
 (C)

where:

 $V_{IN(LOW)}$ ,  $V_{IN(HIGH)}$  = input voltage OV and UV threshold;

 $V<sub>HYST</sub> = OV$  hysteresis seen at  $V<sub>IN</sub>$ 

It is self−evident from equation A and B that to use this design,  $V_{IN(HIGH)}$  has to be two times greater than  $V_{IN(LOW)}$ . Otherwise, two voltage dividers have to be used to program OV and UV separately.



**Figure 12. The Design of Feedback Voltage Divider Has to Consider the Error Amplifier Input Current**



**Figure 13. OV/UV Monitor Divider**

# **PACKAGE DIMENSIONS**

**SOIC−16 D SUFFIX** CASE 751B−05 ISSUE J



- NOTES:<br>
1. DIMENSIONING AND TOLERANCING PER ANSI<br>
Y14.5M, 1982.<br>
2. CONTROLLING DIMENSION: MILLIMETER.<br>
3. DIMENSIONS A AND B DO NOT INCLUDE<br>
MOLD PROTRUSION.<br>
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)<br>
PER SIDE.
- 
- 
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR<br>PROTRUSION. ALLOWABLE DAMBAR<br>PROTRUSION SHALL BE 0.127 (0.005) TOTAL<br>IN EXCESS OF THE D DIMENSION AT<br>MAXIMUM MATERIAL CONDITION.





#### **PACKAGE THERMAL DATA**



## **PACKAGE DIMENSIONS**

**TSSOP−16** CASE 948F−01 ISSUE A



PLANE

NOTES:

1. DIMENSIONING AND TOLERANCING PER<br>
ANSI Y14.5M, 1982.<br>
2. CONTROLLING DIMENSION: MILLIMETER.<br>
3. DIMENSION A DOES NOT INCLUDE MOLD.<br>
FLASH. PROTRUSIONS OR GATE BURRS.<br>
MOLD FLASH OR GATE BURRS SHALL NOT<br>
EXCEED 0.15 (0.0

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL

NOT EXCEED 0.25 (0.010) PER SIDE.<br>5. DIMENSION K DOES NOT INCLUDE<br>DAMBAR PROTRUSION. ALLOWABLE<br>DAMBAR PROTRUSION SHALL BE 0.08<br>(0.003) TOTAL IN EXCESS OF THE K

DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR<br>|REFERENCE ONLY.<br>7. DIMENSION A AND B ARE TO BE<br>|7. DETERMINED AT DATUM PLANE −W−.



**ON Semiconductor** and <sup>[BK]</sup> are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should<br>Buyer purchase or use SCILLC products f associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal<br>Opportunity/Affirmative Action Employer. This

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082−1312 USA **Phone**: 480−829−7710 or 800−344−3860 Toll Free USA/Canada **Fax**: 480−829−7709 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada

**Japan**: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 **Phone**: 81−3−5773−3850

**ON Semiconductor Website**: http://onsemi.com

**Order Literature**: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.