











TS3USB221A-Q1

SCDS300E -JULY 2010-REVISED JUNE 2020

TS3USB221A-Q1 ESD Protected, High-Speed USB 2.0 (480 Mbps) 1:2 Multiplexer/Demultiplexer Switch With Single Enable

Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C5
- V_{CC} Operation at 2.5 V to 3.3 V
- V_{I/O} Accepts Signals Up to 5.5 V
- 1.8-V Compatible Control-Pin Inputs
- Low-Power Mode When \overline{OE} Is Disabled (1 μ A)
- $r_{ON} = 16 \Omega Maximum$
- $\Delta r_{ON} = 0.2 \Omega$ Typical
- $C_{io(on)} = 6 pF Typical$
- Low Power Consumption (30 µA Maximum)
- High Bandwidth (900 MHz Typical)
- ESD Performance Tested Per JESD 22
 - 7000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- ESD Performance I/O to GND Per JESD 22
 - 12-kV Human-Body Model

2 Applications

- Routing High Speed USB Signals
- Automotive USB Hubs
- Phone-Controlled Automotive Infotainment

Description

The TS3USB221A-Q1 is a high-bandwidth switch specially designed for the switching of high-speed USB 2.0 signals in automotive USB hubs or controllers with limited USB I/Os. The wide bandwidth (900 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channelto-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

The TS3USB221A-Q1 integrates ESD protection cells on all pins, is available in a tiny UQFN package (2 mm × 1.5 mm) and is characterized over the free air temperature range from -40°C to 125°C.

Device Information⁽¹⁾

-						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TS3USB221A-Q1	UQFN (10)	1.50 mm × 2.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1	Features 1		8.1 Overview	. 12
2	Applications 1		8.2 Functional Block Diagram	
3	Description 1		8.3 Feature Description	
4	Revision History2		8.4 Device Functional Modes	. 13
5	Pin Configuration and Functions	9	Application and Implementation	14
6	Specifications		9.1 Application Information	. 14
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	. 14
	6.2 ESD Ratings	10	Power Supply Recommendations	16
	6.3 Recommended Operating Conditions	11	Layout	16
	6.4 Thermal Information		11.1 Layout Guidelines	. 16
	6.5 Electrical Characteristics		11.2 Layout Example	. 17
	6.6 Dynamic Electrical Characteristics: V _{CC} = 3.3 V 5	12	Device and Documentation Support	18
	6.7 Dynamic Electrical Characteristics: V _{CC} = 2.5 V 6		12.1 Receiving Notification of Documentation Updates	
	6.8 Switching Characteristics: V _{CC} = 3.3 V		12.2 Community Resource	. 18
	6.9 Switching Characteristics: V _{CC} = 2.5 V		12.3 Trademarks	. 18
	6.10 Typical Characteristics		12.4 Electrostatic Discharge Caution	. 18
7	Parameter Measurement Information 8		12.5 Glossary	. 18
8	Detailed Description 12	13	Mechanical, Packaging, and Orderable Information	10
			IIIOIIIIatioii	10

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision D (August 2016) to Revision E Page
•	Changed CDM spec to align with AEC Q100-011
C	hanges from Revision C (October 2012) to Revision D Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Deleted the Ordering Information table; see the POA at the end of the data sheet
•	Updated Applications section
•	Changed "in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os" to "in automotive USB hubs or controllers with limited USB I/Os" in <i>Description</i> section 1
<u>.</u>	Changed the $R_{\theta JA}$ and $R_{\theta JC(top)}$ values in the <i>Thermal Information</i> table, and added more thermal values
C	hanges from Revision B (July 2011) to Revision C Page
	Added AEC-Q100 info to Features
•	Added "Per JESD 22" to ESD Performance I/O to GND in Features1

Submit Documentation Feedback

Copyright © 2010–2020, Texas Instruments Incorporated



Pin Configuration and Functions



Pin Functions

			1 III 1 directions	
PIN		I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	1D+	I/O	LICD and 1	
2	1D-	I/O	USB port 1	
3	2D+	I/O	LICD and O	
4	2D-	I/O	JSB port 2	
5	GND	_	Ground	
6	ŌĒ	1	Bus-switch enable	
8	D+	I/O	Common UCD next	
7	D-	I/O	Common USB port	
9	S	I	Select input	
10	V _{CC}	_	Supply voltage	

Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	4.6	V
V_{IN}	Control input voltage (2) (3)		-0.5	7	٧
V _{I/O}	Switch I/O voltage (2) (3) (4)		-0.5	7	٧
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±120	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages are with respect to ground, unless otherwise specified.
- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- I_{\parallel} and I_{\odot} are used to denote specific conditions for $I_{\parallel/\odot}$.

Copyright © 2010-2020, Texas Instruments Incorporated



6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 Classification Level H2 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 Classification C5	±750 for corner pins ±500 for all other pins	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		2.3	3.6	V	
V	High level central input valtage	V _{CC} = 2.3 V to 2.7 V	0.46 × V _{CC}		\/	
V _{IH}	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.46 × V _{CC}		V	
V	Low level control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.25 × V _{CC}	; v	
V _{IL}	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.25 × V _{CC}	V	
V _{I/O}	Data input/output voltage		0	5.5	V	
T _A	Operating free-air temperature		-40	125	°C	

6.4 Thermal Information

		TS3USB221A-Q1	
	THERMAL METRIC ⁽¹⁾	RSE (UQFN)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	179.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	107.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	100.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	100	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TS3USB221A-Q1



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	1	TEST CONDITIONS		MIN TYP ⁽²⁾	MAX	UNIT
V_{IK}	Input-source clamp voltage	$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, I_{I} = -$	18 mA			-1.8	V
I _{IN}	Input leakage current, control inputs	V _{CC} = 3.6 V, 2.7 V, 0 V,	$_{C}$ = 3.6 V, 2.7 V, 0 V, V_{IN} = 0 V to 3.6 V			±1	μΑ
I _{OZ} (3)	Off-state leakage current	V_{CC} = 3.6 V, 2.7 V, V_O = Switch OFF	0 V to 5.25 V, $V_I = 0 V$,	$V_{IN} = V_{CC}$ or GND,		±1	μΑ
		$V_{I/O} = 0 \text{ V to } 5.25 \text{ V}$		±2			
I _(OFF)	Power-off leakage current	$V_{CC} = 0 V$	$V_{I/O} = 0 \text{ V to } 3.6 \text{ V}$			±2	μΑ
	darront		$V_{I/O} = 0 V \text{ to } 2.7 V$			±1	
I _{CC}	Supply current	$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{IN} =$	V_{CC} or GND, $I_{I/O} = 0 V$,	Switch ON or OFF		30	μΑ
Icc	Supply current (low power mode)	$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{IN} = $ state	V _{CC} or GND, Switch dis	abled, OE in high		1	μΑ
. (4)	Supply-current	One input at 1.8 V,	V _{CC} = 3.6 V			20	
ΔI _{CC} (4)	change, control inputs	Other inputs at V _{CC} or GND	V _{CC} = 2.7 V			0.5	μΑ
C _{in}	Input capacitance, control inputs	$V_{CC} = 3.3 \text{ V}, 2.5 \text{ V}, V_{IN} =$	V _{CC} = 3.3 V, 2.5 V, V _{IN} = V _{CC} or 0 V			2.5	pF
C _{io(OFF)}	OFF capacitance	$V_{CC} = 3.3 \text{ V}, 2.5 \text{ V}, V_{I/O} =$	= V _{CC} or 0 V, Switch OFF	=	3.5	5	рF
C _{io(ON)}	ON capacitance	$V_{CC} = 3.3 \text{ V}, 2.5 \text{ V}, V_{I/O} =$	= V _{CC} or 0 V, Switch ON		6	7.5	рF
			$V_{I} = 0 \text{ V}, I_{O} = 30 \text{ mA}$		3	6	
D (5)	ON		$V_{I} = 2.4 \text{ V}, I_{O} = -15 \text{ mA}$	T _A = 25°C	3.4	6	0
R _{ON} (5)	ON-state resistance	$V_{CC} = 3 \text{ V}, 2.3 \text{ V}$	$V_1 = 0 \text{ V}, I_0 = 30 \text{ mA}$		6	10	Ω
			V _I = 2.4 V, I _O = -15 mA	T _A = 125°C	10	16	
	ON-state resistance		$V_1 = 0 \ V, \ I_O = 30 \ mA$		0.2		
ΔR _{ON}	match between channels	V _{CC} = 3 V, 2.3 V	$V_{I} = 1.7, I_{O} = -15 \text{ mA}$		0.2		Ω
r	ON-state resistance	V _{CC} = 3 V, 2.3 V	$V_1 = 0 \ V, \ I_O = 30 \ mA$		1		Ω
ON(flat)	flatness	v _{CC} = 3 v, ∠.3 v	$V_1 = 1.7, I_0 = -15 \text{ mA}$		1		3.2

- V_{IN} and I_{IN} refer to control inputs. $V_I,\,V_O,\,I_I,$ and I_O refer to data pins. All typical values are at $V_{CC}=3.3$ V (unless otherwise noted), $T_A=25^{\circ}C.$ For I/O ports, the parameter I_{OZ} includes the input leakage current.

- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

6.6 Dynamic Electrical Characteristics: V_{CC} = 3.3 V

over operating range, $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V ±10%, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP	UNIT
X _{TALK}	Crosstalk	$R_L = 50$, $f = 250 \text{ MHz}$	-40	dB
O _{IRR}	OFF isolation	$R_L = 50$, $f = 250$ MHz	-41	dB
BW	Bandwidth (-3 dB)	$R_L = 50$	0.9	GHz

Product Folder Links: TS3USB221A-Q1



6.7 Dynamic Electrical Characteristics: V_{CC} = 2.5 V

over operating range, $T_A = -40$ °C to 125°C, $V_{CC} = 2.5 \text{ V} \pm 10$ %, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP	UNIT
X _{TALK}	Crosstalk	R _L = 50 , f = 250 MHz	-39	dB
O _{IRR}	OFF isolation	R _L = 50 , f = 250 MHz	-40	dB
BW	Bandwidth (3 dB)	R _L = 50	0.9	GHz

6.8 Switching Characteristics: $V_{CC} = 3.3 \text{ V}$

over operating range, $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V ±10%, GND = 0 V

	PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation delay ^{(2) (3)}			0.25		ns
	Line analyle time	S to D, nD			30	
t _{ON}	Line enable time OE to D, nD			17	ns	
	Line disable time	S to D, nD			12	
t _{OFF}		OE to D, nD			10	ns
t _{SK(O)}	Output skew between center port to any other p	port ⁽²⁾		0.1	0.2	ns
t _{SK(P)}	Skew between opposite transitions of the same	output (t _{PHL} - t _{PLH}) ⁽²⁾		0.1	0.2	ns

For Max or Min conditions, use the appropriate value specified under *Dynamic Electrical Characteristics:* V_{CC} = 3.3 V for the applicable device type.

(2) Specified by design

6.9 Switching Characteristics: V_{CC} = 2.5 V

over operating range, $T_A = -40$ °C to 125°C, $V_{CC} = 2.5$ V ± 10 %, GND = 0 V

	PARAME	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _{pd}	Propagation delay ⁽²⁾ (3)			0.25		ns
+	Line enable time	S to D, nD			50	22
t _{ON}	Line enable time	OE to D, nD			32	ns
	l in a disable disab	S to D, nD			23	
t _{OFF}	Line disable time OE to D, nD				12	ns
t _{SK(O)}	Output skew between center port to an	y other port ⁽²⁾		0.1	0.2	ns
t _{SK(P)}	Skew between opposite transitions of t		0.1	0.2	ns	

For Max or Min conditions, use the appropriate value specified under *Dynamic Electrical Characteristics:* V_{CC} = 2.5 V for the applicable device type.


(2) Specified by design

⁽³⁾ The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

⁽³⁾ The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.



6.10 Typical Characteristics





7 Parameter Measurement Information




Figure 6. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 7. OFF Isolation (O_{ISO})




Figure 8. Crosstalk (X_{TALK})



Parameter Measurement Information (continued)




Figure 9. Bandwidth (BW)






Figure 10. Propagation Delay



Parameter Measurement Information (continued)





 $\mathbf{t}_{\scriptscriptstyle{\text{SK}(\text{O})}} = |\ \mathbf{t}_{\scriptscriptstyle{\text{PLH1}}} - \mathbf{t}_{\scriptscriptstyle{\text{PLH2}}}|\ \text{or}\ |\ \mathbf{t}_{\scriptscriptstyle{\text{PHL1}}} - \mathbf{t}_{\scriptscriptstyle{\text{PHL2}}}|$

OUTPUT SKEW $t_{_{\rm SK(P)}}$

Figure 11. Skew Test




Figure 12. ON-State Resistance (ron)



Parameter Measurement Information (continued)




Figure 13. OFF-State Leakage Current




Figure 14. Capacitance

Copyright © 2010–2020, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The TS3USB221A-Q1 device is a 2-channel SPDT switch specially designed for the switching of high-speed USB 2.0 signals in automotive applications, such as USB hubs. The wide bandwidth (900 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The device also has a low power mode that will reduce the power consumption to 1 μ A for portable applications with a battery or limited power budget.

The device is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

The TS3USB221A-Q1 device integrates ESD protection cells on all pins, is available in a tiny UQFN package (2 mm × 1.5 mm) and is characterized over the free air temperature range from -40°C to 125°C.

8.2 Functional Block Diagram




Figure 15. Block Diagram

A VCC Charge Pump

Copyright © 2016, Texas Instruments Incorporated

EN is the internal enable signal applied to the switch.

Figure 16. Simplified Schematic of Each FET Switch (SW)

8.3 Feature Description

8.3.1 Low Power Mode

The TS3USB221A-Q1 has a low power mode that reduces the power consumption to 1 μ A while the devices is not in use. To put the device in low power mode and disable the switch, the bus-switch enable pin \overline{OE} must be supplied with a logic High signal.

Product Folder Links: TS3USB221A-Q1



8.4 Device Functional Modes

Table 1 lists the functions of this device.

Table 1. Truth Table

S	ŌĒ	FUNCTION
X	Н	Disconnect
L	L	D = 1D
Н	L	D = 2D

Product Folder Links: TS3USB221A-Q1



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB221A-Q1 solution can effectively expand the limited USB I/Os by switching between multiple USB buses to interface them to a single USB hub or controller.

9.2 Typical Application




Figure 17. Application Schematic

9.2.1 Design Requirements

Design requirements of the USB 1.0,1.1, and 2.0 standards should be followed.

TI recommends pulling the digital control pins S and \overline{OE} up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.


9.2.2 Detailed Design Procedure

The TS3USB221A-Q1 can be properly operated without any external components. However, TI recommends connecting unused pins to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

Power to the device is supplied through the VCC pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close to the supply pin VCC to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible, and avoid placing the bypass capacitors near the D+/D- traces.

The high speed D+/D- traces should always be matched lengths and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (VCC or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, TI recommends a printed-circuit board with at least four layers; two signal layers separated by a ground and power layer as shown in Figure 21.




Figure 21. Four-Layer Board Stack-Up

The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.



11.2 Layout Example




Figure 22. Package Layout Diagram



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resource

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TS3USB221A-Q1



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS3USB221AQRSERQ1	ACTIVE	UQFN	RSE	10	3000	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 125	OFW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3USB221A-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: TS3USB221A


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2020

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
Г	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221AQRSERQ1	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1

www.ti.com 30-May-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB221AQRSERQ1	UQFN	RSE	10	3000	223.0	270.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated