

XU316-1024-QF60B Datasheet

Publication Date: 2021/06/25 Document Number: XM014429B

Table of Contents

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit [http://www.xmos.ai/.](www.xmos.ai)

XMOS Ltd.is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd.makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

1 xCORE Multicore Microcontrollers

The xcore.ai series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic when executing from internal memory, you can write software to implement functions that traditionally require dedicated hardware.

Key features of the XU316-1024-QF60B include:

- · **Tiles**: Devices consist of one or more xCORE tiles. Each tile contains between five and eight 32-bit logical cores with highly integrated I/O and on-chip memory.
- · **Logical cores** Each logical core can execute tasks such as computational code, DSP code, Floating point operations, Vector operationns, control software (including logic decisions and executing a state machine) or software that handles I/O. Section [6.1](#page-10-1)
- · **xTIME scheduler** The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section [6.2](#page-10-2)
- · **Channels and channel ends** Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section [6.5](#page-12-1)
- · **xCONNECT Switch and Links** Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section [6.6](#page-12-2)

- · **Ports** The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section [6.3](#page-10-3)
- ► **Clock blocks** xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section [6.4](#page-11-0)
- · **Memory** Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. A memory buffer can be used to implement software defined memory. Section [10](#page-21-0)
- **► Dual PLL** One PLL is used to create a high-speed processor clock given a low speed external oscillator. A secondary PLL is for user application. Section [7](#page-12-0)
- · **USB** The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. Data is communicated through ports on the digital node. A library is provided to implement USB device functionality. Section [11](#page-22-0)
- · **JTAG** The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section [12](#page-24-0)

11 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Voice, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

The tools are supported on Windows, Linux and MacOS X and available at no cost from [xmos.ai/downloads.](https://www.xmos.ai/downloads) Information on using the tools is provided in the xTIMEcomposer User Guide, [X14363.](https://www.xmos.ai/documentation/XM-014363-PC-4/html/)

2 XU316-1024-QF60B Features

· **Multicore Microcontroller with Advanced Multi-Core RISC Architecture**

- • 16 real-time logical cores on 2 xCORE tiles
- Cores share up to 1200 MIPS
	- Up to 2400 MIPS in dual issue mode
	- Up to 1200 MFLOPS
- Each logical core has:
	- $-$ Guaranteed throughput of between $\frac{1}{5}$ and $\frac{1}{8}$ of tile MIPS
	- 16x32bit dedicated registers
- 229 high-density 16/32-bit instructions
	- All have single clock-cycle execution (except for divide)
	- 32x32→64-bit MAC instructions for DSP, arithmetic and cryptographic functions
- Vector unit, capable of:
	- up to eight word, 16 half-word, or 32 byte multiply-adds.
	- quad complex multiply, or 256 bit-wide multiply-adds.

· **USB PHY, fully compliant with USB 2.0 specification**

· **Application PLL with fractional control**

· **Programmable I/O**

- 34 general-purpose I/O pins, configurable as input or output
- Up to 16 x 1bit port, 2 x 4bit port, 1 x 8bit port
- 1 xCONNECT link
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends (32 per tile) for communication with other cores, on or off-chip
- 3.3V IO with programmable drive strength

· **Memory**

- 1MB internal single-cycle SRAM (512KB per tile) for code and data storage
- 8KB internal OTP (shared between tiles or split providing 4KB per tile) for application boot code

· **Hardware resources**

- 12 clock blocks (6 per tile)
- 20 timers (10 per tile)
- 8 locks (4 per tile)

· **JTAG Module for On-Chip Debug**

· **Security Features**

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

· **Ambient Temperature Range**

• 0 °C to 70 °C

· **Speed Grade**

• 24: 600 MHz; up to 2400 MIPS, 1200 MFLOP/s, 38.4 GMACC/s

· **Power Consumption**

• 300 mA (typical)

· **60-pin QFN package 0.4 mm pitch**

3 Pin Configuration

Any pin marked NC should not be connected to any net.

4 Signal Description and GPIO

This section lists the signals and I/O pins available on the XU316-1024-QF60B. The device provides a combination of 1bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

- · PD/PU: The IO pin has a weak pull-down or pull-up resistor.
- · ST: The IO pin has a Schmitt Trigger on its input.
- · IOL, IOB, IOR, IOT: The IO pin is powered from VDDIOL, VDDIOB18, VDDIOR, and VDDIOT respectively.

Note that all GPIO have optional pull-down, pull-up, and Schmitt triggers. The GPIO functions are as follows:

- \blacktriangleright XL $i^n_{in/out}$: this pin can be used for xlink i wire n , input or output.
- \blacktriangleright ΛX^m : this pin can be used by bit m of N-bit port X

(continued)

The left, right, and top IO domains are 3.3V only, the bottom domain is 1.8V only. Other packages of this product offer programmable voltages for some of the IO domains.

The GPIO pins have software programmable drive strengths, slew rate control, and schmitt trigger:

- \triangleright When a port is used for output, the default drive settings for each IO pin are to drive at 4 mA nominally, with no slew rate control (fast edge). When a port is used as input, the default settings when you use a port as an input port is to not have a Schmitt-trigger, and not have a pull resistor. From software, the drive strength can be reduced to 2 mA in order to reduce EMI, or they can be driven at 8 or 12 mA in order to increase speed. The total current that can be supplied by each IO domain is limited and specified in Section [14.](#page-30-0)
- \triangleright When used as an input, IO pins can be programmed to have a Schmitt trigger enabled, and two programmable pull resistors can be set to either provide a weak pull-down, a weak pull-up, or a bus keep function where the current level is kept until it is changed by a strong low or a strong high. Pins that are not in use have a weak pull-down enabled to keep them in a defined state.
- \triangleright The controls are set on a per-port basis by either using the API functions, or by setting six bits using the SETC instruction.

5 Example Application Diagram

- ▶ see Section [11](#page-22-0) for details on the USB PHY
- see Section [13](#page-25-0) for details on the power supplies and PCB design
- \triangleright see Section [7](#page-12-0) for details on oscillator frequencies

6 Product Overview

6.1 Logical cores

Each tile has 8 active logical cores, which issue instructions down a shared five-stage pipeline. Instructions from the active cores are issued round-robin. If up to five logical cores are active, each core is allocated a fifth of the processing cycles. If more than five logical cores are active, each core is allocated at least $\frac{1}{n}$ cycles (for *n* cores). Figure [3](#page-10-4) shows the guaranteed core performance depending on the number of cores used.

Figure 3: Logical core performance

When executing code from internal memory, there is no way that the performance of a logical core can be reduced below these predicted levels (unless *priority threads* are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture manual). Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than five logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed.

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

6.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

6.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XU316-1024-QF60B, and the software running on it. A combination of 1bit, 4bit, 8bit, 16bit and 32bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle. xcore.ai IO pins can be used as *open drain*

outputs, where signals are driven low if a zero is output, but left high impedance if a one is output. This option is set on a per-port basis.

Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.

Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.

The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

6.4 Clock blocks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.

A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xcore.ai clock blocks optionally divide the clock input from a 1-bit port.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

6.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles, but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the [xCONNECT Architecture](https://www.xmos.ai/published/xconnect-architecture) guide.

Figure 6: Switch, links and channel ends

7 Oscillator, Clocks, and PLLs

The device executes using a clock that is scaled up by two on-chip PLLs: a *core-PLL* that provides a clock for the digital logic, and a secondary fractional-N PLL for application use. Both PLLs are driven from an oscillator on the XIN and XOUT pins. If you use a crystal, you must use a 24 MHz crystal $(\pm 500$ ppm). Otherwise you can supply a clock between 8 and 30 MHz, with an accuracy governed by your application. Note that the USB PHY only supports limited frequencies, see Section [11.](#page-22-0)

The clock structure of the device is shown in Figure [7.](#page-14-0) The main purpose of the core PLL is to generate the clocks needed for the digital blocks of the device, including the two processing cores and the switch. The main purpose of the secondary PLL is to provide an application clock if required.

The blue frequencies are typical frequencies used in the device. The 100 MHz reference frequency can be used by software to time software and interfaces. The core and switch clocks can be clocked down as required to save power, independent of the reference clock. In very low power modes, both PLLs can be placed in a low-power mode, and the whole chip executed directly from the oscillator. In this case, the reference can no longer operate at 100 MHz. The green labels list the registers in appendices B , [C,](#page-51-0) and [D,](#page-58-0) that are used to control the clocks.

7.1 Core PLL

The core PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The initial PLL multiplication value is shown in Figure [8:](#page-14-1)

Figure [8](#page-14-1) lists the oscillator frequency range, and the values of OD , F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$
F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}
$$

OD, F and R must be chosen so that $0 \le R \le 63$, $1 \le F \le 8191$, $0 \le OD \le 7$, and 360 MHz $\leq F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \leq 1800$ MHz. The OD , \overline{F} , and \overline{R} values can be modified by writing to the digital node PLL configuration register, see Appendix [D.5.](#page-60-0)

If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default.

7.2 Secondary PLL

The secondary PLL can be used for generating clocks inside the device, or to create an *application clock* out of the device. When used as an application clock, the output is routed to pin to pin X1D11 and port 1D on core 1 as is shown in Figure [9.](#page-15-0) The clock output is divided down to between 171 Hz and 200 MHz. When enabled, tile 1 can input the clock on port 1D. If the clock is required on other tiles, then the clock should be routed to one-bit ports on those tiles over the PCB. An output divider (Appendix [D.12\)](#page-62-0) can be programmed in even steps.

Figure 9: Secondary PLL connectivity.

The secondary PLL is configured using the register documented in Appendix [D.13.](#page-63-0) The output frequency of the secondary PLL is

$$
F_{\text{pl2}} = F_{\text{pl2in}} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}
$$

OD, F and R must be chosen so that $0 \le R \le 63$, $1 \le F \le 8191$, $0 \le OD \le 7$, and 360 MHz $\leq F_{pll2in} \times \frac{F+1}{2} \times \frac{1}{R+1} \leq 1800$ MHz. A flag allows the user to choose between two input frequencies, F_{pll2in} can be set to either the oscillator (F_{osc}) or the output of the core PLL (F_{core}) .

The secondary PLL has an optional fractional divider (Appendix $D.16$). When enabled, the fractional divider will count a period of input clocks, and over part of this period it will cause the secondary PLL to use a divider $F + 1$ rather than F. The period p and fraction f are set through the control register for the fractional divider, and will result in an output frequency:

$$
F_{pll2} = F_{pll2in} \times \frac{F + 1 + \frac{f+1}{p+1}}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}
$$

The use of fractional control adds flexibility to create arbitrary frequencies at the expense of extra jitter. The fractional divider only works for $f < p$.

7.3 Oscillator circuit

The device has an on-chip oscillator. To use this, you need to connect a crystal, two capacitors, and damping and feedback resistors to the device as shown in Figure [10.](#page-15-1) Instead of using a crystal, you can supply a 1V8 clock input on the XIN pin. The clock must be running when the chip gets out of reset.

Figure 10: Example circuits using a crystal (left), or external oscillator (right).

 R_f should be 1MΩ. Calculation of C_{l1} , C_{l2} and R_d are beyond the scope of this datasheet, and we recommend that you use a crystal with characteristics as specified in Table [11.](#page-16-1) These have an ESR of at most 60 Ohm, have a load capacitance of 12 pF, and all resonate at their fundamental frequency.

7.4 Low power use

For systems that need to run in a low-power mode, the following sequence of operations can be taken:

- \triangleright set the core clock divider to an appropriately high value. This will reduce performance and power
- \triangleright set the PLL to a low frequency. This will reduce power consumption.
- \triangleright provide a clock into the XIN pin instead of using the oscillator circuit.

The power consumption of the PLL and oscillator circuits are listed in Section [14.6.](#page-32-0)

8 Reset logic

The device has an on-chip Power-on-Reset (POR). This keeps the chip in reset whilst the supplies are coming up, as shown in Figure [12.](#page-16-2) The device assumes that the supplies come up monotonically to reach their minimum operating voltages within the times specified in Section [14.5.](#page-31-0) The POR resets the whole device to a defined state, including the PLL configuration, the JTAG logic, the PHYs, and the cores. When in reset, all GPIO pins have a pull-down enabled.

When the device comes out of reset, the boot procedure starts (Section [9\)](#page-17-0). The chip can be reset externally using the RST_N pin. If required, the JTAG state machine can be reset to its idle state by clocking TCK five times whilst TMS is high.

If the chip needs to be reset at a later stage, this can be done from software using the PLL control register (Appendix $D.5$). This soft resets everything except for the PLL logic. It is therefore possible to reset keeping the current PLL settings.

When the device comes out of reset, the processor will attempt to boot within a very short period of time. If booting from external flash, ensure that there is enough time between before RST_N coming up for the external flash to settle.

An independent watchdog runs from the input clock pin XIN. It can be set to take the chip into reset when the watchdog has not been updated or cleared in time. The 12 bit watchdog timer with a 16-bit divider provides accuracies of between 1 input clock and 65536 input clocks, and a time-out of between 1 input clock and 268,435,456 input clocks (just over 11 seconds with a 24 MHz input crystal). The watchdog is set-up through the watchdog registers (Appendix [D.26](#page-68-0)[-D.30\)](#page-69-0)

9 Boot Procedure

The xCORE Tile Tile boot procedure is illustrated in Figure [13.](#page-17-1) If the secure-boot bit of the security register (which resides at pre-defined locations in OTP, see Section [10.3\)](#page-22-1) is set. the device boots from OTP. Otherwise it boots from external device(s) according to boot source pin values X0D04, X0D05, and X0D06 (see Figure [14\)](#page-17-2). The boot pins are sampled shortly after reset with the internal weak pull-downs enabled on those pins. In typical use, a boot mode other than QSPI Flash can be selected by using one or more pull-ups on those pins. Care should be taken if other external devices are connected to this port that the boot mode is selected correctly.

The boot image provided by an external device has the following format:

- \triangleright A 32-bit program size s in words.
- \triangleright Program consisting of $s \times 4$ bytes.
- \triangleright A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

9.1 Boot from OSPI flash

Pin Signal Description X0D01 SS Slave Select X0D04 SPIO0 Data0 X0D05 SPIO1 Data1 X0D06 SPIO2 Data2 X0D07 SPIO3 Data3 X0D10 SCLK Clock

If set to boot from QSPI flash, the processor enables the six pins specified in Figure [15,](#page-18-0) and drives the SPI clock. A Quad I/O READ command (0xEB) is issued with three address bytes (0x00) and one dummy byte. Boot data is then expected from the flash and input into the device. The clock polarity and phase are 0 / 0. The flash is assumed to be ready within 300 us after power-up, if the flash takes longer than 300 us the chip should be held in reset using RST. N until the flash is ready. The flash is assumed to be in its power-up state, where QSPI-mode accesses will succeed. In particular, the flash device must be set into quad mode or similar. If the flash is set to an alternate mode, for example QPI, and the xCORE device is reset, then the subsequent boot will fail.

The xCORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, a QSPI boot program can be burned into OTP that uses different pins.

The boot sequence up to the start of the QSPI boot is outlined in Figure [16](#page-19-0)

9.2 Boot from SPI flash

If set to boot from SPI master, the processor enables the four pins specified in Figure [17,](#page-19-1) and drives the SPI clock. A READ command (0x03) is issued with three address bytes (0x00), no dummy, then the data is expected from the flash. The clock polarity and phase are 0 / 0.

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.

If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, a SPI boot program can be burned into OTP that uses different pins.

The boot sequence up to the start of the SPI boot is outlined in Figure [16](#page-19-0)

9.3 Boot as SPI slave

If set to boot from SPI slave, the processor enables the three pins specified in Figure [18](#page-20-0) and expects a boot image to be clocked in. There is no command sequence, data is input directly from the first rising edge of clock. The supported clock polarity and phase are 0/0 and 1/1.

Figure 1 SPI slave pir

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

9.4 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables its link(s) shortly after the boot process starts. Enabling the Link switches off the pull-down resistors on the link, drives all the TX wires low (the initial state for the Link), and monitors the RX pins for boot-traffic; they must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs may be required on those pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

9.5 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure [13\)](#page-17-1), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile can be configured to have its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

10 Memory

The address space as seen by the each core is shown in Figure [19.](#page-21-1) This address space comprises internal RAM (Section [10.1\)](#page-21-2), a software defined memory (Section [10.2\)](#page-22-2), and the boot ROM.

Outside the normal address space the device contains a one-time-programmable memory (Section [10.3\)](#page-22-1). The OTP memory cannot be read and written directly from the instruction set, instead is accessed through a library.

10.1 SRAM

Each xCORE Tile integrates a single 512KB SRAM bank for both instructions and data. All internal memory is 256 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit), word (32-bit), double word (64-bit) and vector (256-bit) accesses are supported and are executed within one tile clock cycle.

10.2 Software defined memory

The device can map any memory into the address space under software control. For example, a QSPI flash can be mapped into the address space (to execute code from), or serial RAM devices can be connected. The software memory is in address 0x4000 0000 - 0x7FFF FFFF. Refer to the [XS3 ISA specification](https://www.xmos.ai/published/xs3-isa-specification) for details on how to use software memory.

10.3 OTP

The device integrates 4KB of one-time programmable (OTP) memory per tile. This memory contains some global information about the chip behaviour, and optionally code and data that can be used for, for example, secure boot. The memory map of the OTP is shown in Figure [20.](#page-22-3)

Figure 20: OTP address map

> The OTP memory is programmed using three special I/O ports. Programming is performed through libotp and xburn.

11 USB PHY

The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. The PHY is configured through a set of peripheral registers (Appendix [D.22](#page-67-0)[-D.24\)](#page-68-1), and data is communicated through ports on the digital node. A library, XUD, is provided to implement the MAC layer and full *USB-device* functionality.

The USB PHY is connected to the ports on Tile 0 and Tile 1 as shown in Figure [22.](#page-23-1) Enabling the USB PHY on a tile will connect the ports shown to the USB PHY. These ports will not be available for GPIO on that tile. All other IO pins and ports are unaffected. The USB PHY should not be enabled on both tiles. Two clock blocks can be used to clock the USB ports. One clock block for the TXDATA path, and one clock block for the RXDATA path. Details on how to connect those ports are documented in an application note on USB for xcore.ai.

Figure 22: Bus powered *USB-device*

11.1 USB VBUS

If you use the USB PHY to design a self-powered *USB-device*, then the device must be able detect the presence of VBus on the USB connector (so the device can disconnect its pull-up resistors from D+/D- to ensure the device does not have any voltage on the

D+/D- pins when VBus is not present, "USB Back Voltage Test"). This requires a GPIO pin XnDnn to be connected to the VBUS pin of the USB connector as is shown in Figure [23.](#page-24-1)

Figure 23: Self powered *USB-device*

> When connecting a USB cable to the device it is possible an overvoltage transient will be present on VBus due to the inductance of the USB cable combined with the required input capacitor on VBus. The circuit in Figure [23](#page-24-1) ensures that the transient does not damage the device. The 220k series resistor and 1-10uF capacitor ensure than any input transient is filtered and does not reach the device. A resistor to ground divides the 5V VBUS voltage, and makes sure that the signal on the GPIO pin is not more than the IO voltage. It should be 100K for a 1.8V IO domain, or 330K for a 3.3V IO domain. The 47k resistor to ground is a bleeder resistor to discharge the input capacitor when VBus is not present. The 1-10uF input capacitor is required as part of the USB specification. A typical value would be 2.2uF to ensure the 1uF minimum requirement is met even under voltage bias conditions.

> In any case, extra components (such as a ferrite bead and diodes) may be required for EMC compliance and ESD protection. Different wiring is required for USB-host and USB-OTG.

11.2 Logical Core Requirements

The XMOS XUD library runs in a single logical core with endpoint and application cores communicating with it via a combination of channel communication and shared memory variables.

Each IN (host requests data from device) or OUT (data transferred from host to device) endpoint requires one logical core.

12 JTAG

The JTAG module can be used for loading programs, boundary scan testing, and incircuit source-level debugging. JTAG can be used for programming flash and the OTP by loading code onto the device that will program the flash and/or OTP. All JTAG signals use a 1.8V supply.

The JTAG chain structure is illustrated in Figure [24.](#page-25-1) It comprises a single IEEE 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and

32-bit DR. It also provides access to a chip TAP that in turn can access the xCORE Tile for loading code and debugging.

The JTAG module can be reset by holding TMS high for five clock cycles.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure [25.](#page-25-2)

Figure 25: IDCODE return value

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure [26.](#page-25-3) The OTP User ID field is read from bits [13:0] of the OTP_JTAG_USER_WORD on xCORE Tile 0, see Section [10.3](#page-22-1) (all zero on unprogrammed devices). The OTP User ID field is set by the boot ROM when it executes after the device reset has been de-asserted, so its value is not available to read when the device is in reset.

Figure 26: USERCODE return value

You can program the PLL and reset the device over JTAG. When IR is set to eight, the DR value is shifted directly into the PLL settings register (Appendix $D.5$), which includes bits for resetting the device and for setting the "boot-from-JTAG" bit. Note that if TCK is not free running then at least 100 TCK clocks must be provided after shifting the value into DR for the write to take effect.

13 Board Integration

The device has power and ground pins for different supplies. Several pins of each type may be provided to minimize the effect of inductance within the package, all of which must be connected.

- \triangleright VDD pins for the xCORE Tile. The VDD supply should be well decoupled at high frequencies. Place many (at least eight) 100 nF low inductance multi-layer ceramic capacitors close to the chip between the supplies and GND.
- \triangleright VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, bottom, top. and right side of the package; different I/O voltages may be supplied on those. The signal description (Section [4\)](#page-6-0) specifies which I/O is powered from which power-supply. The VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND, for example, one 100nF 0402 low inductance MLCCs on each supply pin.
- ► PLL_AVDD pin for the PLL. The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 1 μ F multi-layer ceramic capacitor and a ferrite of 600 ohm at 100MHz and DCR < 1 ohm, eg, Taiyo Yuden BKH1005LM601-T) is recommended on this pin.
- · A USB_VDD18 pin for the analogue 1.8V supply to the USB-PHY. You can leave USB_VDD18 unconnected if USB is not used in the design.
- · A USB_VDD33 pin for the analogue 3.3V supply to the USB-PHY. You can leave USB_VDD33 unconnected if USB is not used in the design.
- · GND for all other supplies, including VDD and VDDIO.

All ground pins must be connected directly to the board ground. The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on VDD and VDDIO supplies.

The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

Power sequencing is summarised in Figure [27.](#page-27-0) VDDIO and VDD can ramp up independently. In order to reduce stresses on the device, it is preferable to make them ramp up within a short time of each other, no more than 50 ms apart. You must ensure that the VDDIOL, VDDIOT, and VDDIOR domains are valid before the device is taken out of reset, as the boot pins are on VDDIOL. If you use a single 1.8V VDDIO power supply, then the on-chip power-on-reset will ensure that reset stays low until all supplies are valid. If you use multiple power supplies, then you must either ensure that RST_N stays asserted until the VDDIOL/R/T domains are valid, or ensure that VDDIOL/R/T are valid by the time that VDDIOB18 and VDD are valid.

13.1 Differential pair signal routing and placement

If you are using the USB PHY , then you should route the differential pair marked D+ and D- carefully in order to ensure signal integrity. The D+ and D- lines are the positive and negative data polarities of a high speed signal respectively. Their high-speed differential

Figure 27: Sequencing of power supplies and RST_N (if used)

> nature implies that they must be coupled and properly isolated. The board design must ensure that the board traces for D+ and D- are tightly matched. In addition the differential impedance of D+ and D- must meet its specifications. Figures [28](#page-27-1) and [29](#page-27-2) show guidelines on how to space and stack the board when routing differential pairs.

Figure 28: Spacings of a low speed signal, two differential pairs and a high speed

Figure 2

signal

13.2 General routing and placement guidelines

The following guidelines will help to avoid signal quality and EMI problems on high speed designs. They relate to a four-layer (Signal, GND, Power, Signal) PCB.

For best results, most of the routing should be done on the top layer (assuming the devices are on the top layer) closest to GND. Reference planes should be below the transmission lines in order to maintain control of the trace impedance.

We recommend that the high-speed clock and high-speed differential pairs are routed first before any other routing. When routing high speed signals, the following guidelines should be followed:

- \blacktriangleright High speed differential pairs should be routed together.
- · High-speed signal pair traces should be trace-length matched.
- \triangleright Ensure that high speed signals (clocks, differential pairs) are routed as far away from off-board connectors as possible.
- · High-speed clock and periodic signal traces that run parallel should be at least a distance S_3 away from D+/D- (see Figure [28](#page-27-1) and Figure [29\)](#page-27-2).
- \triangleright Low-speed and non-periodic signal traces that run parallel should be at least S_2 away from D+/D- (see Figure [28](#page-27-1) and Figure [29\)](#page-27-2).
- · Route high speed signals on the top of the PCB wherever possible.
- \triangleright Route high speed traces over continuous power planes, with no breaks. If a trade-off must be made, changing signal layers is preferable to crossing plane splits.
- Follow the 20 \times h rule; keep traces 20 \times h (the height above the power plane) away from the edge of the power plane.
- \blacktriangleright Use a minimum of vias in high speed traces.
- \triangleright Avoid corners in the trace. Where necessary, rather than turning through a 90 degree angle, use two 45 degree turns or an arc.
- · DO NOT route differential pair traces near clock sources, clocked circuits or magnetic devices.
- \triangleright Avoid stubs on high speed signals.

13.3 Land patterns and solder stencils

The package is a 60 pin Quad Flat No lead Package (QFN) on a 0.4mm pitch with four VDD paddles and an exposed ground paddle.

The land patterns and solder stencils will depend on the PCB manufacturing process. We recommend you design them with using the IPC specifications *"Generic Requirements for Surface Mount Design and Land Pattern Standards"* [IPC-7351B.](http://www.ipc.org/7351) This standard aims

to achieve desired targets of heel, toe and side fillets for solder-joints. The mechanical drawings in Section [15](#page-35-0) specify the dimensions and tolerances.

13.4 Ground and Thermal Vias

Vias under the heat slug into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. Typical designs could use 16 vias in a 4 x 4 grid, equally spaced across the ground paddle. In addition, you should aim to have four VDD vias underneath each of the VDD paddles.

13.5 Moisture Sensitivity

XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorb moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination.

All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from *Joint IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices* [J-STD-020](http://www.jedec.org/user/register?destination=node/14544) Revision D.

13.6 Reflow

You should ensure that the board assembly process is optimised for the design; for details of the recommended reflow profile, please refer to the Joint IPC/JEDEC standard J-STD-020.

14 Electrical Characteristics

14.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Figure 30: Absolute maximum ratings

A At 1.8V

B Exceeding these current limits will result in premature aging and reduced lifetime.

C All main power (VDD, VDDIO) and ground (VSS) pins must always be connected.

14.2 Operating Conditions

Please note that the numbers below are preliminary. Contact XMOS for information about other temperature ranges.

Figure 31: Operating conditions

14.3 DC Characteristics, VDDIO=3V3

Figure 32: DC characteristics

A All pins except power supply pins.

B When Schmitt-Trigger enabled

C Measured with 2 mA drivers sourcing 2 mA.

D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be
used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to

Figure 33: Typical internal pull-down and pull-up currents at 3V3

14.4 ESD Stress Voltage

14.5 Reset Timing

Figure 35: Reset timing

A Shows the time taken to start booting after RST_N has gone high.

14.6 Power Consumption

Symbol Parameters MIN TYP MAX UNITS Notes

T(INIT) Initialization time 295 480 µs A

T(RST) Reset pulse width 5 5 pm Vth(VDD) POR threshold for VDD 0.722 0.798 V Vth(VDDIOB18) POR threshold for VDDIOB18 1.425 1.575 V

Figure 36: xCORE Tile currents

A Use for budgetary purposes only.

B Assumes typical tile and I/O voltages with no switching activity.

C Excludes PLL current.

D Assumes typical tile and I/O voltages with nominal switching activity.

E PD(TYP) value is the usage power consumption under typical operating conditions.

F Measurement conditions: VDD = 0.9 V, VDDIO = 1.8 V, 25 °C.

G PLL $AVDD = 0.9 V$

The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

14.7 Clock

Please note that the numbers below are preliminary. Contact XMOS for information about other speed ranges.

Figure 37:

Clock

A Percentage of CLK period.

B When used with an external oscillator on XIN

C Assumes typical tile and I/O voltages with nominal activity.

14.8 xCORE Tile I/O AC Characteristics

The 10%-90% rise and fall times on output pins are shown below.

Figure 38:

I/O AC characteristics 1V8

A With a 5 pf Load @ 4mA drive strength

Figure 39:

I/O AC characteristics 3V3

A With a 5 pf Load @ 4mA drive strength

14.9 xConnect Link Performance

A payload. Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and

B 7.5 ns symbol time.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

14.10 JTAG Timing

All JTAG operations are synchronous to TCK.

15 Package Information

15.1 Part Marking

16 Ordering Information

Please note that the numbers below are preliminary. Contact XMOS for information about other temperature and speed ranges.

Figure 43: Orderable

Appendices

A Configuration of the XU316-1024-QF60B

The device is configured through banks of registers, as shown in Figure [44.](#page-37-0)

Figure 44: Registers

The following communication sequences specify how to access those registers. Any messages transmitted contain the most significant 24 bits of the channel-end to which a response is to be sent. This comprises the node-identifier and the channel number within the node. if no response is required on a write operation, supply 24-bits with the last 8-bits set, which suppresses the reply message. Any multi-byte data is sent most significant byte first.

Registers are addressed by a number, for each register a symbolic constant is defined in the xs1.h include file which has one of the following three names:

- ▶ XS1_PS_NAME for processor status registers.
- ▶ XS1_PSWITCH_NAME_NUM for tile configuration registers.
- ▶ XS1_SSWITCH_NAME_NUM for node configuration registers.

Each register typically comprises a set of *bit-fields* that control individual functions. These bitfields are specified in the tables in subsequent appendices. Macros are defined in the xs1.h include file which perform the following support functions:

- \triangleright XS1, NAME(x) The value of the bitfield extracted from a word x.
- \triangleright x = XS1_NAME_SET(x, v) Setting the bitfield in a word x to the value v.

Registers and bit-fields have permissions as follows:

- **RO** read-only
- **RW** read and write

- **D..** Only works when processor is in Debug mode.
- **C..** Conditional permission, see Appendix [C.4.](#page-52-0)

A.1 Accessing a processor status register

The processor status registers are accessed directly from the processor instruction set. The instructions GETPS and SETPS read and write a word. The register number should be translated into a processor-status resource identifier by shifting the register number left 8 places, and ORing it with 0x0B. Alternatively, the functions getps(reg) and setps(\rightarrow reg, value) can be used from XC.

A.2 Accessing an xCORE Tile configuration register

xCORE Tile configuration registers can be accessed through the interconnect using the functions write_tile_config_reg(tileref, ...) and read_tile_config_reg(tile ref, \leftrightarrow ...), where tileref is the name of the xCORE Tile, e.g. tile[1]. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the xCORE tile configuration registers. The destination of the channel-end should be set to 0xnnnnC20C where nnnnnn is the tile-identifier.

A write message comprises the following:

control-token 24-bit response 16-bit 32-bit control-token 192 channel-end identifier register number data 1

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

The response to the read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

A.3 Accessing node configuration

Node configuration registers can be accessed through the interconnect using the functions write_node_config_reg(device, ...) and read_node_config_reg(device, ...), where device is the name of the node. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the node configuration registers. The destination of the channel-end should be set to 0xnnnnC30C where nnnn is the node-identifier.

A write message comprises the following:

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

The response to a read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

B Processor Status Configuration

The processor status control registers can be accessed directly by the processor using processor status reads and writes (use getps(reg) and setps(reg, value) for reads and writes).

The identifiers for the registers needs a prefix "XS1_PS_" and a postfix "_NUM", and are declared in "xs1.h"

Figure 45: Summary

Summar (continue)

B.1 RAM base address RAM_BASE 0x00

This register contains the base address of the RAM. It is initialized to 0x00080000.

0x00: RAM ba addre

B.2 Vector base address VECTOR_BASE 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

B.3 xCORE Tile control XCORE_CTRL0 0x02

Register to control features in the xCORE tile

0x02: xCORE Tile control

B.4 xCORE Tile boot status BOOT_CONFIG 0x03

This read-only register describes the boot status of the xCORE tile.

0x03: xCORE Tile boot status

B.5 Security configuration SECURITY_CONFIG 0x05

Copy of the security register as read from OTP.

0x05: Security configuration

B.6 Ring Oscillator Control RING_OSC_CTRL 0x06

There are four free-running oscillators that clock four counters. The oscillators can be started and stopped using this register. The counters should only be read when the ring oscillator has been stopped for at least 10 core clock cycles (this can be achieved by inserting two nop instructions between the SETPS and GETPS). The counter values can be read using two subsequent registers. The ring oscillators are asynchronous to the xCORE tile clock and can be used as a source of random bits.

0x06: Ring Oscillator Control

B.7 Ring Oscillator Value RING_OSC_DATA0 0x07

This register contains the current count of the xCORE Tile Cell ring oscillator. This value is not reset on a system reset.

B.8 Ring Oscillator Value RING_OSC_DATA1 0x08

This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset.

0x **Ring Oscilla** Va

B.9 Ring Oscillator Value RING_OSC_DATA2 0x09

This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset.

B.10 Ring Oscillator Value RING_OSC_DATA3 0x0A

This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset.

B.11 RAM size RAM_SIZE 0x0C

The size of the RAM in bytes

B.12 Debug SSR DBG_SSR 0x10

This register contains the value of the SSR register when the debugger was called.

0x10: Debug SSR

÷

B.13 Debug SPC DBG_SPC DBG_SPC 0x11

This register contains the value of the SPC register when the debugger was called.

B.14 Debug SSP DBG_SSP 0x12

This register contains the value of the SSP register when the debugger was called.

B.15 DGETREG operand 1 DBG_T_NUM 0x13

The resource ID of the logical core whose state is to be read.

i.

i.

B.16 DGETREG operand 2 DBG T REG 0x14

Register number to be read by DGETREG

Bits Perm Init **Description Identifier** $31:5$ RO - Reserved 4:0 DRW Register number to be read DBG_T_REG_REG **0x14:** DGETREG operand 2

B.17 Debug interrupt type DBG_TYPE 0x15

Register that specifies what activated the debug interrupt.

B.18 Debug interrupt data DBG_DATA 0x16

On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it countains the resource identifier.

B.19 Debug core control DBG_RUN_CTRL 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

0x15: Debug interrupt type

B.20 Debug scratch DBG_SCRATCH 0x20 . 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the [Debug Scratch registers](#page-54-0) [in the xCORE tile configuration.](#page-54-0)

B.21 Instruction breakpoint address DBG_IBREAK_ADDR 0x30 . . 0x33

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

0x30 .. 0x33: Instruction breakpoint address

B.22 Instruction breakpoint control DBG_IBREAK_CTRL 0x40 . . 0x43

This register controls which logical cores may take an instruction breakpoint, and under which condition.

B.23 Data watchpoint address 1 DBG_DWATCH_ADDR1 0x50 .. 0x53

This set of registers contains the first address for the four data watchpoints. Condition A of a watchpoint is met if the effective address of an instruction is greater than or equal to the value in this register.

The CTRL register for the watchpoint will dictate whether the watchpoint triggers on stores only or on loads and stores, and whether it requires either condition \ddot{A} or B , or both A and B.

0x50 .. 0x53: \overline{D} watchpo addres

B.24 Data watchpoint address 2 DBG_DWATCH_ADDR2 0x60 . 0x63

This set of registers contains the second address for the four data watchpoints. Condition B of a watchpoint is met if the effective address of an instruction is less than or equal to the value in this register.

The CTRL register for the watchpoint will dictate whether the watchpoint triggers on stores only or on loads and stores, and whether it requires either condition A or B , or both A and B .

0x60 .. 0x63: Dat watchpoi address

B.25 Data breakpoint control register DBG_DWATCH_CTRL 0x70 . 0x73

This set of registers controls each of the four data watchpoints.

B.26 Resources breakpoint mask DBG_RWATCH_ADDR1 0x80 . . 0x83

This set of registers contains the mask for the four resource watchpoints.

B.27 Resources breakpoint value DBG_RWATCH_ADDR2 0x90 . 0x93

This set of registers contains the value for the four resource watchpoints.

0x90 .. 0x93: Resources breakpoin value

B.28 Resources breakpoint control register DBG_RWATCH_CTRL 0x9C .. 0x9F

This set of registers controls each of the four resource watchpoints.

B.29 The number of cache misses CACHE_MISS_CNT 0xA0

This is a free running, unresetable, read-only counter incremented on every cache miss by any thread to either SWMEM or EXTMEM.

B.30 The total number of cache accesses CACHE_ACCESS_CNT 0xA1

This is a free running, unresetable, read-only counter incremented on every cache access by any thread to either SWMEM or EXTMEM.

C Tile Configuration

The xCORE Tile control registers can be accessed using configuration reads and writes (use write_tile_config_reg(tileref, ...) and read_tile_config_reg(tileref, ...) for reads and writes).

The identifiers for the registers needs a prefix "XS1_PSWITCH_" and a postfix "_NUM", and are declared in "xs1.h"

Figure 47: Summary

C.1 Device identification DEVICE_ID0 0x00

This register identifies the xCORE Tile

0x00: Device identification

0x01: xCORE Tile description 1

xCORE

C.2 xCORE Tile description 1 DEVICE_ID1 0x01

This register describes the number of logical cores, synchronisers, locks and channel ends available on this xCORE tile.

Bits Perm Init **Description Identifier** 31:24 CRO Processor ID of this XCore. 23:16 CRO Number of the node in which this XCore is located. DEVICE_IDO_NODE 15:8 CRO XCore revision. 7:0 CRO XCore version.

C.3 xCORE Tile description 2 DEVICE ID2 0x02

This register describes the number of timers and clock blocks available on this xCORE tile.

C.4 PSwitch permissions DBG_CTRL 0x04

This register can be used to control whether the debug registers (marked with permission CRW) are accessible through the tile configuration registers. When this bit is set, write -access to those registers is disabled, preventing debugging of the xCORE tile over the interconnect.

C.5 Cause debug interrupts DBG_INT 0x05

This register can be used to raise a debug interrupt in this xCORE tile.

0x05: Cause debug interrupts

C.6 xCORE Tile clock divider PLL_CLK_DIVIDER 0x06

 $31:2$ RO - Reserved

This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the [tile control register](#page-41-2)

Bits Perm Init **Description Identifier**

C.7 Security configuration SECU_CONFIG 0x07

Copy of the security register as read from OTP.

0x07: Security configuration

C.8 Debug scratch DBG_SCRATCH 0x20 . 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over the switch. This is the same set of registers as the [Debug Scratch registers](#page-47-0) [in the processor status.](#page-47-0)

C.9 PC of logical core 0 TO_PC 0x40

Value of the PC of logical core 0.

C.10 PC of logical core 1 T1_PC 0x41

Value of the PC of logical core 1.

Value of the PC of logical core 6.

Value of the SR of logical core 3

D Node Configuration

The digital node control registers can be accessed using configuration reads and writes (use write_node_config_reg(device, ...) and read_node_config_reg(device, ...) for reads and writes).

The identifiers for the registers needs a prefix "XS1_SSWITCH_" and a postfix "_NUM", and are declared in "xs1.h"

Figure 48: Summary

Figure 49: Summary (continued)

D.1 Device identification DEVICE_ID0 0x00

This register contains version and revision identifiers and the mode-pins as sampled at boot-time.

D.2 System switch description DEVICE_ID1 0x01

This register specifies the number of processors and links that are connected to this switch.

0x01: System switch description

D.3 Switch configuration NODE_CONFIG 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

D.4 Switch node identifier NoDE_ID 0x05

This register contains the node identifier.

0x05: Switch nod identifie

Switch configuration

D.5 PLL settings PLL_CTL 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see [Oscillator.](#page-12-0) Note: a write to this register will cause the tile to be reset.

0x06: PLL settings

D.6 System switch clock divider CLK_DIVIDER 0x07

Sets the ratio of the PLL clock and the switch clock.

System clock

D.7 Reference clock REF CLK DIVIDER 0x08

Sets the ratio of the PLL clock and the reference clock used by the node.

D.8 System JTAG device ID register JTAG_DEVICE_ID 0x09

D.9 System USERCODE register JTAG_USERCODE 0x0A

D.10 Directions 0-7 DIMENSION_DIRECTION0 0x0C

This register contains eight directions, for packets with a mismatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

0x0C: Directions 0-7

D.11 Directions 8-15 DIMENSION_DIRECTION1 0x0D

This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

0x0D: Directions 8-15

D.12 Application clock divider SS_APP_CLK_DIVIDER 0x0E

The clock divider and output of the secondary PLL can be set in this register

Application clock divider

D.13 Secondary PLL settings SS_APP_PLL_CTL 0x0F

A secondary on-chip PLL multiplies the input clock up to a higher frequency clock. See Section [7.2.](#page-14-0)

0x0F: Secondary PLL settings

D.14 Reserved XCOREO_GLOBAL_DEBUG_CONFIG 0x10

Reserved.

D.15 Reserved. The State of MCORE1 GLOBAL DEBUG CONFIG 0x11

Reserved.

D.16 Secondary PLL Fractional N Divider SS_APP_PLL_FRAC_N_DIVIDER 0x12

Controls an optional fractional N Divider on the secondary PLL. When enabled, the multiplier F for the secondary PLL will effectively become $F+\frac{f+1}{p+1}$, f must be less than p . This is achieved by running the PLL with a divider F for the first part of the fractional period, and then $\vec{F} + 1$ for the remainder of the period. The period is measured in input clocks divided by $R + 1$.

0x12: Secondary PLL Fractional N Divider

D.17 Debug source GLOBAL_DEBUG_SOURCE 0x1F

Contains the source of the most recent debug event.

0x1F: Debug source

D.18 Link status, direction, and network SLINK 0x20 . 0x28

These registers contain status information for low level debugging (read-only), the network number that each link belongs to, and the direction that each link is part of. The registers control links 0..7.

0x20 .. 0x28: Link status, direction, and network

D.19 PLink status and network PLINK 0x40 . 0x47

These registers contain status information and the network number that each processorlink belongs to.

0x40 .. 0x47: PLink status and network

D.20 Link configuration and initialization XLINK 0x80 . . 0x88

These registers contain configuration and debugging information specific to external links. The link speed and width can be set, the link can be initialized, and the link status can be monitored. The registers control links 0..7.

0x80 .. 0x88: Link configuration and initialization

D.21 Static link configuration XSTATIC 0xA0 . 0xA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links C, D, A, B, G, H, E, and F in that order.

D.22 USB UTMI Config USB_PHY_CFG0 0xF008

This register configures the UTMI signals to the USB PHY. See the UTMI specification for more details. The oscillator speed should be set to match the crystal on XIN/XOUT.

D.23 USB reset USB PHY_CFG2 0xF00A

D.24 USB Shim configuration USB_SHIM_CFG 0xF00C

This register contains the hardware interfacing the USB PHY and the xCORE. It governs how the rxActive, rxValid, and line-state signals are mapped onto two one-bit ports.

D.25 USB Phy Status USB_PHY_STATUS 0xF011

0xF01 USB_{Pl} Statu

D.26 Watchdog Config WATCHDOG_CFG 0xF020

Register to control the watchdog. By default the watchdog is neither counting, nor triggering. When used as a watchdog it should be set to both count and trigger a reset on reaching 0. It can be set to just count for debugging purposes

D.27 Watchdog Prescaler WATCHDOG_PRESCALER 0xF021

Register to read out the current divider counter. Can be used to implement a timer that is independent of the PLL.

D.28 Watchdog Prescaler wrap WATCHDOG_PRESCALER_WRAP 0xF022

Register to set the watchdog pre-scale divider value.

D.29 Watchdog Count WATCHDOG_COUNT 0xF023

Register to set the value at which the watchdog timer should time out. This register must be overwritten regularly to stop the watchdog from resetting the chip.

D.30 Watchdog Status WATCHDOG_STATUS 0xF024

Register that can be used to inspect whether the watchdog has triggered.

E Resources and their configuration

This section documents how many of each resources are present, and how the SETC instruction is used to configure the resource. For all other information on resources, please refer to the [XS3 ISA specification.](https://www.xmos.com/published/xs3-isa-specification)

The SETC operand is a number with the following bit fields that have been organised so that frequently used modes can be encoded in an immediate 6-bit operand.

31..16

Reserved

15..12

Long mode setting

11..3 Value

2..0 Mode setting, set to 0x7 to denote a long mode.

The meaning of the bits is resource dependent.

E.1 Ports

There are:

- \blacktriangleright 16 1-bit ports
- \triangleright 24-bit ports
- \blacktriangleright 18-bit ports
- \triangleright 0 16-bit ports
- \triangleright 0 32-bit ports

The following controls can be set using SETC:

E.2 Timers

There are 10 timers. The following controls can be set using SETC:

E.3 Channel ends

There are 32 channel-ends. The following controls can be set using SETC:

E.4 Synchronizers

There are 7 synchronizers. They cannot be configured using SETC.

E.5 Threads

There are 8 threads. They cannot be configured using SETC.

E.6 Locks

There are 4 locks. They cannot be configured using SETC.

E.7 Clock blocks

There are 6 clock-blocks.

E.8 Software Defined Memory

There are two software defined memory resources in each tile: the read miss resource and the write miss resource.

ware.

F JTAG, xSCOPE and Debugging

If you intend to design a board that can be used with the XMOS toolchain and xTAG debugger, you will need an xSYS2 connection on your board. There are three physical xSYS2 connections that XMOS uses:

- \triangleright In its smallest form you can put 6 testpoints and three through-holes on the PCB and use a *TAG-connect* cable to connect to an XTAG.
- · You can use a half-sized header (approximately 7 mm wide) that supports just JTAG, which is cabled to an XTAG.
- · You can use a full sized header (approximately 13 mm wide) supports both JTAG and XSCOPE, again cabled to an XTAG.

Note that the xSYS2 header has a different form-factor than the xSYS header used on older devices. This is because the signal levels are different (1.8V rather than 3.3V). Only use 1.8V XTAG adapters to program this device.

Figure [50](#page-75-0) shows a decision diagram which explains what type of xSYS2 connectivity you need. The three subsections below explain the options in detail.

F.1 No xSYS2 connection

The use of an xSYS2 connection is optional, and may not be required for volume production designs. However, the XMOS toolchain expects the xSYS2 connection; if you do not have an xSYS2 connection then you must provide your own method for writing to flash/OTP and for debugging.

F.2 JTAG-only TAG-connect header

This header requires six test-points on the PCB with three through holes for registration, see Figure [51.](#page-76-0) These connect to a TC2030-IDC cable from Tag-Connect, which in turn is plugged into an XTAG4. For details on the foot-print and on the cable see https://www.tagconnect.com/. Use the following pin-out:

Figure 51: Foot print for tag-connect header

- \blacktriangleright pin 1: TCK
- \blacktriangleright pin 2: GND
- \blacktriangleright pin 3: TMS
- \blacktriangleright pin 4: TDI
- \triangleright pin 5: VREF
- · pin 6: TDO

F.3 JTAG-only xSYS2 header

Connect the following pins of the 0.05" header:

- · pins 3, 5, 7, and 9 to GROUND
- · pin 1 to VDDIOB18 (with a decoupler)
- \triangleright pin 2 to TMS
- \blacktriangleright pin 4 to TCK
- · pin 6 to TDO
- \blacktriangleright pin 8 to TDI
- · pin 10 to RST_N

The pin-out of this header is shown in the blue section of Figure [52.](#page-77-0)

F.4 Full xSYS2 header

For a full xSYS2 header you will need to connect the pins as discussed in Section [F.3,](#page-76-1) and then connect a 2-wire xCONNECT Link to the xSYS2 header. The pin-out of this header is shown in Figure [52.](#page-77-0)

The links can be found in the Signal description table (Section [4\)](#page-6-0): they are labelled XL0, XL1, etc in the function column. The 2-wire link comprises two inputs and outputs, la-

belled $\frac{1}{out}$, $\frac{0}{out}$, $\frac{0}{in}$, and $\frac{1}{in}$. For example, if you choose to use XL0 for xSCOPE I/O, you need to connect up XL0 $_{\rm out}^1$, XL0 $_{\rm out}^0$, XL0 $_{\rm in}^0$, XL0 $_{\rm in}^1$ as follows:

- \blacktriangleright XL0 $_{\text{out}}^1$ (X0D19) to pin 18 of the xSYS2 header with a 43R series resistor close to the device.
- \blacktriangleright XL0 $_{\rm out}^0$ (X0D18) to pin 16 of the xSYS2 header with a 43R series resistor close to the device.
- \blacktriangleright XL0⁰_{in} (X0D17) to pin 14 of the xSYS2 header.
- \blacktriangleright XL0¹_{in} (X0D16) to pin 12 of the xSYS2 header.
- · Connect pin 11 to the VDDIO that is used to power the link, with a decoupler. In this case, that will be VDDIOR, as that is the IO supply for X0D16..X0D19.

For links 0..3 you will need to connect pin 13 to VDDIOR, for links 4..6 connect it to VDDIOL, and for link 7 use VDDIOB18.

G Schematics Design Check List

M This section is a checklist for use by schematics designers using the XU316- 1024-QF60B. Each of the following sections contains items to check for each design.

G.1 Power supplies

- The VDD (core) supply is capable of supplying 1,000 mA (Section [13](#page-25-0) and \Box Figure [31\)](#page-30-0).
- PLL_AVDD is filtered with a low pass filter, for example an RC filter, see Sec-
tion [13](#page-25-0) \Box

G.2 Power supply decoupling

- The design has multiple decoupling capacitors per supply, as specified in \Box Section 13
- A bulk decoupling capacitor of at least 10uF is placed on each supply (Sec- \Box tion [13\)](#page-25-0).
- G.3 Power on reset
	- At least one of these two conditions is true: \Box
		- 1. All VDDIO pins are supplied by the same 1.8V supply (the on-chip poweron-reset will operate correctly); or
		- 2. RST_N is kept low until all VDDIO are valid, and RST_N is fast enough to meet USB timings. See Section [13.](#page-25-0)

G.4 Clock

- If you put a crystal between XIN/XOUT you followed the guidelines in Sec- \Box tion [7.3.](#page-15-0)
- If you supply a clock directly onto XIN, then it is 1.8V, low jitter, and has \Box monotonic edges.
- You have chosen an input clock frequency that is supported by the device \Box (Section [7\)](#page-12-0).
- If you use USB, then your clock frequency is one of 12 or 24 MHz (Section [7\)](#page-12-0). \Box

G.5 Boot

- The device is connected to a QSPI flash for booting, connected to X0D01, \Box X0D04..X0D07, and X0D10 (Section [9\)](#page-17-0). If not, you must boot the device through OTP or JTAG, or set it to boot from SPI and connect a SPI flash.
- The Flash that you have chosen is supported by the tools. \Box

G.6 JTAG, XScope, and debugging

- You have decided as to whether you need an xSYS2 header or not (Sec- \Box tion [F\)](#page-75-1)
- If you included an xSYS2 header, you are using the smaller 0.05" header \Box (Section [F\)](#page-75-1)
- If you have not included an xSYS2 header, you have devised a method to \Box program the SPI-flash or OTP (Section [F\)](#page-75-1).

G.7 GPIO

- You have not mapped both inputs and outputs to the same multi-bit port. \Box
- Pins X0D04, X0D05, X0D06, and X0D07 are output only and are, during and \Box after reset, pulled high and low appropriately (Section [9\)](#page-17-0)

G.8 Multi device designs

Skip this section if your design only includes a single XMOS device.

- One device is connected to a QSPI or SPI flash for booting. \Box
- Devices that boot from link have, for example, X0D06 pulled high and have \Box link XL0 connected to a device to boot from (Section [9\)](#page-17-0).

H PCB Layout Design Check List

M This section is a checklist for use by PCB designers using the XS3-U16A-1024-QF60B. Each of the following sections contains items to check for each design.

H.1 Ground Plane

- Multiple vias have been used to connect the center pad to the PCB ground \Box plane. These minimize impedance and conduct heat away from the device. (Section [13.4\)](#page-29-0).
- Other than ground vias, there are no (or only a few) vias underneath or \Box closely around the device. This create a good, solid, ground plane.

H.2 Power supply decoupling

- The decoupling capacitors are all placed close to a supply pin (Section [13\)](#page-25-0). \Box
- The decoupling capacitors are spaced around the device (Section [13\)](#page-25-0). \Box
- The ground side of each decoupling capacitor has a direct path back to the \Box center ground of the device.
- H.3 PLL_AVDD
	- The PLL_AVDD filter (especially the capacitor) is placed close to the \Box PLL_AVDD pin (Section [13\)](#page-25-0).

I Associated Design Documentation

J Related Documentation

K Revision History

Copyright © 2021, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd.makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS, xCore, xcore.ai, and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

