

Sample &  $\frac{1}{2}$  Buy



#### **TPS562219, TPS563219**

SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015

TPS56x219 4.5-V to 17-V Input, 2-A, 3-A Synchronous Step-Down Voltage Regulator in 8 Pin SOT-23

Technical Documents

- <sup>1</sup>ï TPS562219: 2-A Converter With Integrated
- 
- External component counts and also optimized to imponent counts and also optimized to imponent.<br>
Frequency<br>
Input Voltage Range: 4.5 V to 17 V These switch mode power supply (SMPS) devices
- 
- 
- 
- 
- 1% Feedback Voltage Accuracy (25°C) components.
- Startup from Pre-Biased Output Voltage
- 
- 
- 
- 
- Power Good Output

# **2** Applications

- Digital TV Power Supply
- High Definition Blu-ray Disc™ Players
- 
- Digital Set Top Box (STB)

# **4 Simplified Schematic**



# **1 Features 3 Description**

Tools & ------<br>Software

The TPS562219 and TPS563219 are simple, easy-touse, 2-A, 3 -A synchronous step-down converters in 8<br>133-mΩ and 80-mΩ FETs pin SOT-23 package.<br>TPS563219: 3-A Converter With Integrated pin SOT-23 package.

Support & Community

 $22$ 

 $68-\text{m}\Omega$  and  $39-\text{m}\Omega$  FETs<br>
For a particular The devices are optimized to operate with minimum<br>
External component counts and also optimized to

These switch mode power supply (SMPS) devices<br>
Output Voltage Range: 0.76 V to 7 V employ D-CAP2™ mode control providing a fast<br>
650-kHz Switching Frequency equivalent series resistance (ESR) output capacitors equivalent series resistance (ESR) output capacitors Low Shutdown Current Less than 10 µA such as specialty polymer and ultra-low ESR ceramic<br>capacitors with no external compensation

The devices always operate in continuous conduction<br>Cycle By Cycle Overcurrent Limit mode, which reduces the output ripple voltage in light<br>Hiccup-mode Under Voltage Protection<br>and compared to discontinuous conduction mode load compared to discontinuous conduction mode . Non-latch OVP, UVLO and TSD Protections The TPS562219 and TPS563219 are available in a 8-<br>
pin 1.6 × 2.9 (mm) SOT (DDF) package, and Adjustable Soft Start in a specified from  $-40^{\circ}$ C to 85°C of ambient temperature.

#### **Device Information(1)**



Networking Home Terminal (1) For all available packages, see the orderable addendum at<br>
the end of the datasheet.



#### **TPS562219 Transient Response**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **2014** intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**





# **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





# **6 Pin Configuration and Functions**



### **Pin Functions**



#### **TPS562219, TPS563219**

SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015

# **7 Specifications**

# **7.1 Absolute Maximum Ratings**

 $T_J$  = -40°C to 150°C (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **7.3 Recommended Operating Conditions**

 $T_J = -40^{\circ}$ C to 150°C (unless otherwise noted)



# **7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.



# **7.5 Electrical Characteristics**

 $T_J = -40^{\circ}$ C to 150°C, VIN = 12 V (unless otherwise noted)



(1) Not production tested.

### **TPS562219, TPS563219**

SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015

www.ti.com

### **7.6 Timing Requirements**







# **7.7 Typical Characteristics: TPS562219**

 $V_{IN}$  = 12V (unless otherwise noted)





# **Typical Characteristics: TPS562219 (continued)**

 $V_{IN}$  = 12V (unless otherwise noted)



**NSTRUMENTS** 

www.ti.com



# **7.8 Typical Characteristics: TPS563219**





# **Typical Characteristics: TPS563219 (continued)**





# **8 Detailed Description**

# **8.1 Overview**

The TPS562219 and TPS563219 are 2-A, 3-A synchronous step-down converters. The proprietary D-CAP2<sup>™</sup> mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2<sup> $m$ </sup> mode control can reduce the output capacitance required to meet a specific level of performance.

# **8.2 Functional Block Diagram**



# **8.3 Feature Description**

# **8.3.1 The Adaptive On-Time Control and PWM Operation**

The main control loop of the TPS562219 and TPS563219 are adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. The D-CAP2™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, VIN, and inversely proportional to the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

# **Feature Description (continued)**

# **8.3.2 Soft Start and Pre-Biased Soft Start**

The TPS562219 and TPS563219 have adjustable soft-start. When the EN pin becomes high, the SS charge current (Iss) begins charging the capacitor which is connected from the SS pin to GND (Css). Smooth control of the output voltage is maintained during start up. The equation for the soft start time, Tss is shown in Equation 1.

$$
Tss(ms) = \frac{Css \times V_{FBTH} \times 1.1}{ISS}
$$

where  $V_{FBTH}$  is 0.765V and Iss is 6µA.

If the output capacitor is pre-biased at startup, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converters ramp up smoothly into regulation point.

# **8.3.3 Power Good**

The power good output, PG is an open drain output. The power good function becomes active after 1.7 times soft-start time. When the output voltage becomes within -10% of the target value, internal comparators detect power good state and the power good signal becomes high. If the feedback voltage goes under 15% of the target value, the power good signal becomes low.

# **8.3.4 Current Protection**

The output over-current limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current Iout. If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL threshold is returned to the higher value.

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device will shut down after the UVP delay time (typically 14µs) and re-start after the hiccup time.

When the over current condition is removed, the output voltage returns to the regulated value.

# **8.3.5 Over Voltage Protection**

TPS562219 and TPS563219 detect over voltage condition by monitoring the feedback voltage (VFB). When the feedback voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high and the high-side MOSFET turns off. This function is non-latch operation.

# **8.3.6 UVLO Protection**

Under voltage lock out protection (UVLO) monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

# **8.3.7 Thermal Shutdown**

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 155°C), the device is shut off. This is a non-latch protection.

(1)



# **TPS562219, TPS563219** SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015

# **8.4 Device Functional Modes**

# **8.4.1 Normal Operation**

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS562219 and TPS563219 can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS562219 and TPS563219 operate at a quasi-fixed frequency of 650 kHz.

# **8.4.2 Forced CCM Operation**

When the TPS562209 and TPS563209 are in the normal CCM operating mode and the switch current falls below 0 A, the TPS562219 and TPS563219 begin operating in forced CCM.

# **8.4.3 Standby Operation**

When the TPS562219 and TPS563219 are operating in either normal CCM or forced CCM, they may be placed in standby by asserting the EN pin low.

**FXAS** 

# **9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **9.1 Application Information**

The TPS562219 and TPS563219 are typically used as step down converters, which convert a voltage from 4.5V - 17V to a lower voltage. Webench software is available to aid in the design and analysis of circuits.

### **9.2 Typical Application**

#### **9.2.1 TPS562219 4.5-V to 17-V Input, 1.05-V output Converter**



**Figure 17. TPS562219 1.05V/2A Reference Design**

#### *9.2.1.1 Design Requirements*

For this design example, use the parameters shown in Table 1.



#### **Table 1. Design Parameters**

#### *9.2.1.2 Detailed Design Procedure*

#### **9.2.1.2.1 Output Voltage Resistors Selection**

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate  $V_{\text{OUT}}$ .

To improve efficiency at light loads consider using larger value resistors, too high of resistance are more susceptible to noise and voltage errors from the VFB input current are more noticeable.

$$
V_{\text{OUT}} = 0.765 \times \left(1 + \frac{R1}{R2}\right)
$$

#### **9.2.1.2.2 Output Filter Selection**

The LC filter used as the output filter has double pole at:



(3)

www.ti.com

$$
F_P = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}
$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a  $-40$  dB per decade rate and the phase drops rapidly. D-CAP2<sup>™</sup> introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

<b>Output Voltage (V)</b>	$R2 (k\Omega)$	$R3 (k\Omega)$	L1(uH)			$C6 + C7 +$
			<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	$C8(\mu F)$
	3.09	10.0	1.5	2.2	4.7	$20 - 68$
1.05	3.74	10.0	1.5	2.2	4.7	$20 - 68$
1.2	5.76	10.0	1.5	2.2	4.7	$20 - 68$
1.5	9.53	10.0	1.5	2.2	4.7	$20 - 68$
1.8	13.7	10.0	1.5	2.2	4.7	$20 - 68$
2.5	22.6	10.0	2.2	3.3	4.7	$20 - 68$
3.3	33.2	10.0	2.2	3.3	4.7	$20 - 68$
5	54.9	10.0	3.3	4.7	4.7	$20 - 68$
6.5	75	10.0	3.3	4.7	4.7	$20 - 68$

**Table 2. TPS562219 Recommended Component Values**

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

Use 650 kHz for  $f_{SW}$ . Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$
I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_0 \times f_{SW}}
$$
  
\n
$$
I_{PEAK} = I_0 + \frac{I_{P-P}}{2}
$$
  
\n
$$
I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}I_{P-P}^2}
$$
  
\n(6)

For this design example, the calculated peak current is 2.34 A and the calculated RMS current is 2.01 A. The inductor used is a TDK CLF7045T-2R2N with a peak current rating of 5.5 A and an RMS current rating of 4.3 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS562219 and TPS563219 are intended for use with ceramic or other low ESR capacitors. Recommended values range from 20 µF to 68 µF. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$
I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_{O} \times f_{SW}}
$$
(7)

For this design two TDK C3216X5R0J226M 22 $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.286A and each output capacitor is rated for 4A.

#### **9.2.1.2.3 Input Capacitor Selection**

The TPS562219 and TPS563219 require an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 µF is recommended for the decoupling capacitor. An additional 0.1 µF capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### **TPS562219, TPS563219**

SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015



#### **9.2.1.2.4 Bootstrap capacitor Selection**

A 0.1µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

#### *9.2.1.3 Application Curves*

The following application curves were generated using the application circuit of Figure 17.





SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015



**NSTRUMENTS** 

ÈXAS

#### **9.2.2 TPS563219 4.5-V To 17-V Input, 1.05-V Output Converter**





#### *9.2.2.1 Design Requirements*

For this design example, use the parameters shown in Table 3.

#### **Table 3. Design Parameters**



#### *9.2.2.2 Detailed Design Procedures*

The detailed design procedure for TPS563219 is the same as for TPS562200 except for inductor selection.

#### **9.2.2.2.1 Output Filter Selection**

<b>Output Voltage (V)</b>	$R2 (k\Omega)$	$R3$ (k $\Omega$ )	$L1$ ( $\mu$ H)			$C6 + C7 + C8$
			<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	$(\mu F)$
1	3.09	10.0	1.0	1.5	4.7	$20 - 68$
1.05	3.74	10.0	1.0	1.5	4.7	$20 - 68$
1.2	5.76	10.0	1.0	1.5	4.7	$20 - 68$
1.5	9.53	10.0	1.0	1.5	4.7	$20 - 68$
1.8	13.7	10.0	1.5	2.2	4.7	$20 - 68$
2.5	22.6	10.0	1.5	2.2	4.7	$20 - 68$
3.3	33.2	10.0	1.5	2.2	4.7	$20 - 68$
5	54.9	10.0	2.2	3.3	4.7	$20 - 68$
6.5	75	10.0	2.2	3.3	4.7	$20 - 68$

**Table 4. TPS563219 Recommended Component Values**

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 8, Equation 9 and Equation 10. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for  $f_{SW}$ .

Use 650 kHz for  $f_{SW}$ . Make sure the chosen inductor is rated for the peak current of Equation 9 and the RMS current of Equation 10.

$$
I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}
$$



$$
I_{PEAK} = I_0 + \frac{I_{P-P}}{2}
$$
(9)  

$$
I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}I_{P-P}^2}
$$
(10)

For this design example, the calculated peak current is 3.505 A and the calculated RMS current is 3.014 A. The inductor used is a TDK CLF7045T-1R5N with a peak current rating of 7.3-A and an RMS current rating of 4.9-A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS563209 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20  $\mu$ F to 68  $\mu$ F. Use Equation 6 to determine the required RMS current rating for the output capacitor. For this design, three TDK C3216X5R0J226M 22 µF output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.292 A and each output capacitor is rated for 4 A.

#### *9.2.2.3 Application Curves*

The following application curves were generated using the application circuit of Figure 30.



**TPS562219, TPS563219** SLVSCM7A-FEBRUARY 2015-REVISED AUGUST 2015 ÈXAS **STRUMENTS** 

www.ti.com

#### The following application curves were generated using the application circuit of Figure 30.





The following application curves were generated using the application circuit of Figure 30.





# **10 Power Supply Recommendations**

The TPS562209 and TPS563209 are designed to operate from input supply voltage in the range of 4.5V to 17V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 65%. Using that criteria, the minimum recommended input voltage is  $V_{\Omega}$  / 0.65.

# **11 Layout**

# **11.1 Layout Guidelines**

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. Provide sufficient vias for the input capacitor and output capacitor.
- 4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 5. Do not allow switching current to flow under the device.
- 6. A separate VOUT path should be connected to the upper feedback resistor.
- 7. Make a Kelvin connection to the GND pin for the feedback path.
- 8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 9. The trace of the VFB node should be as small as possible to avoid noise coupling.
- 10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.



# **11.2 Layout Example**



# **12 Device and Documentation Support**

### **12.1 Related Links**

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.



#### **Table 5. Related Links**

### **12.2 Trademarks**

D-CAP2 is a trademark of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association.

### **12.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **12.4 Glossary**

SLYZ022 - TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# **13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

29-Mar 2016



PACKAGING INFORMATION



<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.<br>OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width



PACKAGE OPTION ADDENDUM

29 Mar 2016

**Important Information and Disclaimer**:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information<br>provided by third parti

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

# **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





**TEXAS**<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2015



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **DDF0008A SOT-23 - 1.1 mm max height**

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



# **EXAMPLE BOARD LAYOUT**

# **DDF0008A SOT-23 - 1.1 mm max height**

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **DDF0008A SOT-23 - 1.1 mm max height**

PLASTIC SMALL OUTLINE



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIís terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated