

TPS54331-Q1

SLVSAB5-NOVEMBER 2010

3-A, 28-V INPUT, STEP-DOWN SWIFT™ DC/DC CONVERTER WITH Eco-Mode™

Check for Samples: TPS54331-Q1

FEATURES

- Qualified for Automotive Applications
- 3.5V to 28V Input Voltage Range
- Adjustable Output Voltage Down to 0.8V
- Integrated 80 mΩ High Side MOSFET Supports up to 3A Continuous Output Current
- High Efficiency at Light Loads with Pulse Skipping Eco-mode™ Control
- Fixed 570kHz Switching Frequency
- Typical 1µA Shutdown Quiescent Current
- Adjustable Slow Start Limits Inrush Currents
- Programmable UVLO Threshold
- Overvoltage Transient Protection
- Cycle-by-Cycle Current Limit, Frequency Fold Back and Thermal Shutdown Protection
- Available in Easy-to-Use SOIC8 Package
- Supported by SwitcherPro[™] Software Tool (http://focus.ti.com/docs/toolsw/folders/print/s witcherpro.html)
- For SWIFT[™] Documentation, See the TI Website at www.ti.com/swift


APPLICATIONS

- Consumer Applications such as Set-Top Boxes, CPE Equipment, LCD Displays, Peripherals, and Battery Chargers
- Industrial and Car Audio Power Supplies
- 5-V, 12-V and 24-V Distributed Power Systems


DESCRIPTION

The TPS54331 is a 28-V, 3-A non-synchronous buck converter that integrates a low $R_{\text{DS(on)}}$ high side MOSFET. To increase efficiency at light loads, a pulse skipping Eco-mode[™] feature is automatically activated. Furthermore, the 1 µA shutdown supply current allows the device to be used in battery powered applications. Current mode control with internal slope compensation simplifies the external compensation calculations and reduces component count while allowing the use of ceramic output capacitors. A resistor divider programs the hysteresis of the input under-voltage lockout. An overvoltage transient protection circuit limits voltage overshoots during startup and transient conditions. A cycle by cycle current limit scheme, frequency fold back and thermal shutdown protect the device and the load in the event of an overload condition. The TPS54331 is available in an 8-pin SOIC package that has been internally optimized to improve thermal performance.

SIMPLIFIED SCHEMATIC



EFFICIENCY



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SWIFT, Eco-mode, SwitcherPro, PowerPAD are trademarks of Texas Instruments.

TPS54331-Q1



www.ti.com

SLVSAB5-NOVEMBER 2010



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

For additional design needs, see:

	TPS54231	TPS54232	TPS54233	TPS54331	TPS54332
I _O (Max)	2A	2A	2A	3A	3.5A
Input Voltage Range	3.5V - 28V				
Switching Freq. (Typ)	570kHz	1000kHz	285kHz	570kHz	1000kHz
Switch Current Limit (Min)	2.3A	2.3A	2.3A	3.5A	4.2A
Pin/Package	8SOIC	8SOIC	8SOIC	8SOIC	8SO PowerPAD™

ORDERING INFORMATION⁽¹⁾

Τ _J	P/	ACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 150°C	SOIC – D Reel of 2500		TPS54331QDRQ1	54331Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT	
	VIN	-0.3 to 30		
	EN	-0.3 to 6		
Input valtage	BOOT	38	v	
Input voltage	VSENSE	-0.3 to 3	v	
	COMP	-0.3 to 3		
	SS	-0.3 to 3		
	BOOT-PH	8		
Output voltage	PH	-0.6 to 30	V	
	PH (10 ns transient from ground to negative peak)	-5		
	EN	100	μA	
Source current	BOOT	100	mA	
Source current	VSENSE	10	μA	
	PH	9	А	
	VIN	9	А	
Sink current	COMP	100	^	
	SS	200	μA	
Operating junction	temperature	-40 to 150	°C	
Storage temperatur	re	-65 to 150	°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ESD PROTECTION

PARAMETER			MAX	UNIT
		Human-Body Model (HBM)	1000	V
ESD	ESD Electrostatic discharge rating	Charged-Device Model (CDM)	1000	V
	Machine Model (MM)	100	V	



SLVSAB5-NOVEMBER 2010

PACKAGE DISSIPATION RATINGS⁽¹⁾ ⁽²⁾ ⁽³⁾

PACKAGE	THERMAL IMPEDANCE JUNCTION TO AMBIENT	PSEUDO THERMAL IMPEDANCE JUNCTION TO TOP
SOIC8	100°C/W	5°C/W

(1) Maximum power dissipation may be limited by overcurrent protection

(2) Power rating at a specific ambient temperature T_A should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 150°C for best performance and long-term reliability. See *power dissipation estimate* in application section of this data sheet for more information.

(3) Test board conditions:

(a) 2 inches x 1.5 inches, 2 layers, thickness: 0.062 inch

(b) 2-ounce copper traces located on the top and bottom of the PCB

(c) 6 thermal vias located under the device package

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Operating input voltage on (VIN pin)	3.5		28	V
Ambient temperature, T _A	-40		125	°C
Operating junction temperature, T _J	-40		150	°C

ELECTRICAL CHARACTERISTICS

 $T_1 = -40^{\circ}$ C to 150°C, VIN = 3.5V to 28V (unless otherwise noted)

$I_{\rm J} = -40^{\circ}$ C to 150°C, VIN = 3.5V to 28V (uni DESCRIPTION		MIN	ТҮР	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Internal undervoltage lockout threshold	Rising and Falling			3.5	V
Shutdown supply current	EN = 0V, VIN = 12V, -40°C to 85°C		1	4	μA
Operating – non switching supply current	VSENSE = 0.85 V		110	190	μA
ENABLE AND UVLO (EN PIN)		-			
Enable threshold	Rising and Falling		1.25	1.35	V
Input current	Enable threshold – 50 mV		-1		μA
Input current	Enable threshold + 50 mV		-4		μA
VOLTAGE REFERENCE					
Voltage reference		0.772	0.8	0.828	V
HIGH-SIDE MOSFET		·			
On resistance	BOOT-PH = 3 V, VIN = 3.5 V		115	200	mΩ
On resistance	BOOT-PH = 6 V, VIN = 12 V		80	150	
ERROR AMPLIFIER					
Error amplifier transconductance (gm)	$-2 \ \mu A < I_{COMP} < 2 \ \mu A, \ V_{(COMP)} = 1 \ V$		92		μmhos
Error amplifier DC gain ⁽¹⁾	VSENSE = 0.8 V		800		V/V
Error amplifier unity gain bandwidth ⁽¹⁾	5 pF capacitance from COMP to GND pins		2.7		MHz
Error amplifier source/sink current	V _(COMP) = 1 V, 100 mV overdrive		±7		μA
Switch current to COMP transconductance	VIN = 12 V		12		A/V
SWITCHING FREQUENCY		·			
Switching Frequency	VIN = 12V, 25°C	456	570	684	kHz
Minimum controllable on time	VIN = 12V, 25°C		105	130	ns
Maximum controllable duty ratio ⁽¹⁾	BOOT-PH = 6 V	90%	93%		

(1) Specified by design

TEXAS INSTRUMENTS

www.ti.com


ELECTRICAL CHARACTERISTICS (continued)

 $T_J = -40^{\circ}C$ to 150°C, VIN = 3.5V to 28V (unless otherwise noted)

DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ULSE SKIPPING ECO-MODE™						
Pulse skipping Eco-mode [™] switch current threshold		160		mA		
CURRENT LIMIT						
Current limit threshold	VIN = 12 V	3.5	5.8		А	
THERMAL SHUTDOWN		<u>.</u>				
Thermal Shutdown			165		°C	
SLOW START (SS PIN)		L.				
Charge current	V _(SS) = 0.4 V		2		μA	
SS to VSENSE matching	V _(SS) = 0.4 V		10		mV	

DEVICE INFORMATION

PIN ASSIGNMENTS




TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION			
NAME	NO.				
BOOT	1	A 0.1 μ F bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor falls below the minimum requirement, the high-side MOSFET is forced to switch off until the capacitor is refreshed.			
VIN	2	put supply voltage, 3.5 V to 28 V.			
EN	3	Enable pin. Pull below 1.25V to disable. Float to enable. Programming the input undervoltage lockout with two esistors is recommended.			
SS	4	Slow start pin. An external capacitor connected to this pin sets the output rise time.			
VSENSE	5	Inverting node of the gm error amplifier.			
COMP	6	From amplifier output, and input to the PWM comparator. Connect frequency compensation components to this pin.			
GND	7	Ground.			
PH	8	The source of the internal high-side power MOSFET.			



www.ti.com

FUNCTIONAL BLOCK DIAGRAM




TEXAS INSTRUMENTS

www.ti.com

SLVSAB5-NOVEMBER 2010

TYPICAL CHARACTERISTICS





EXAS

INSTRUMENTS

www.ti.com

SUPPLEMENTAL APPLICATION CURVES TYPICAL MINIMUM OUTPUT **TYPICAL MAXIMUM OUTPUT** VOLTAGE VOLTAGE MAXIMUM POWER DISSIPATION vs vs **INPUT VOLTAGE INPUT VOLTAGE** JUNCTION TEMPERATURE 1.2 30 150 25 1.1 12 ပ္ Temperature 20 t Voltage Vo - Output Voltage 1.0 10 15 Output Junction 0.9 '° 10 3/ 0.8 50 l0 0.75 25 18 23 28 18 0.2 0.4 0.6 0.8 VI - Input Volatage - V V₁ - Input Voltage - V r Dissipation - W Figure 9. Figure 10. Figure 11.

TYPICAL CHARACTERISTICS (continued)

OVERVIEW

The TPS54331 is a 28-V, 3-A, step-down (buck) converter with an integrated high-side n-channel MOSFET. To improve performance during line and load transients, the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design. The TPS54331 has a pre-set switching frequency of 570kHz.

The TPS54331 needs a minimum input voltage of 3.5V to operate normally. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under-voltage lockout (UVLO) with two external resistors. In addition, the pull-up current provides a default condition when the EN pin is floating for the device to operate. The operating current is 110 μ A typically when not switching and under no load. When the device is disabled, the supply current is 1 μ A typically.

The integrated 80 m Ω high-side MOSFET allows for high efficiency power supply designs with continuous output currents up to 3A.

The TPS54331 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls below a preset threshold of 2.1V typically. The output voltage can be stepped down to as low as the reference voltage.

By adding an external capacitor, the slow start time of the TPS54331 can be adjustable which enables flexible output filter selection.

To improve the efficiency at light load conditions, the TPS54331 enters a special pulse skipping Eco-modeTM when the peak inductor current drops below 160mA typically.

The frequency foldback reduces the switching frequency during startup and over current conditions to help control the inductor current. The thermal shut down gives the additional protection under fault conditions.

DETAILED DESCRIPTION

FIXED FREQUENCY PWM CONTROL

The TPS54331 uses a fixed frequency, peak current mode control. The internal switching frequency of the TPS54331 is fixed at 570kHz.



www.ti.com

ECO-MODE[™]

The TPS54331 is designed to operate in pulse skipping Eco-mode[™] at light load currents to boost light load efficiency. When the peak inductor current is lower than 160 mA typically, the COMP pin voltage falls to 0.5 V typically and the device enters Eco-mode[™]. When the device is in Eco-mode[™], the COMP pin voltage is clamped at 0.5V internally which prevents the high side integrated MOSFET from switching. The peak inductor current must rise above 160mA for the COMP pin voltage to rise above 0.5V and exit Eco-mode[™]. Since the integrated current comparator catches the peak inductor current only, the average load current entering Eco-mode[™] varies with the applications and external output filters.

VOLTAGE REFERENCE (V_{ref})

The voltage reference system produces a $\pm 2\%$ initial accuracy voltage reference ($\pm 3.5\%$ over temperature) by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.8V.

BOOTSTRAP VOLTAGE (BOOT)

The TPS54331 has an integrated boot regulator and requires a 0.1 μ F ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS54331 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.1 V typically.

ENABLE AND ADJUSTABLE INPUT UNDER-VOLTAGE LOCKOUT (VIN UVLO)

The EN pin has an internal pull-up current source that provides the default condition of the TPS54331 operating when the EN pin floats.

The TPS54331 is disabled when the VIN pin voltage falls below internal VIN UVLO threshold. It is recommended to use an external VIN UVLO to add Hysteresis unless VIN is greater than (V_{OUT} + 2 V). To adjust the VIN UVLO with Hysteresis, use the external circuitry connected to the EN pin as shown in Figure 12. Once the EN pin voltage exceeds 1.25 V, an additional 3 μ A of hysteresis is added. Use Equation 1 and Equation 2 to calculate the resistor values needed for the desired VIN UVLO threshold voltages. The V_{START} is the input start threshold voltage, the V_{STOP} is the input stop threshold voltage and the V_{EN} is the enable threshold voltage of 1.25 V. The V_{STOP} should always be greater than 3.5 V.




Figure 12. Adjustable Input Undervoltage Lockout

$$Ren1 = \frac{V_{START} - V_{STOP}}{3 \,\mu A}$$
(1)

$$Ren2 = \frac{V_{EN}}{\frac{V_{START} - V_{EN}}{Ren1} + 1 \,\mu A}$$
(2)

PROGRAMMABLE SLOW START USING SS PIN

It is highly recommended to program the slow start time externally because no slow start time is implemented



internally. The TPS54331 effectively uses the lower voltage of the internal voltage reference or the SS pin voltage as the power supply's reference voltage fed into the error amplifier and will regulate the output accordingly. A capacitor (C_{SS}) on the SS pin to ground implements a slow start time. The TPS54331 has an internal pull-up current source of 2µA that charges the external slow start capacitor. The equation for the slow start time (10% to 90%) is shown in Equation 3. The V_{ref} is 0.8 V and the I_{SS} current is 2 µA.

$$T_{SS}(ms) = \frac{C_{SS}(nF) \times V_{ref}(V)}{I_{SS}(\mu A)}$$

(3)

The slow start time should be set between 1ms to 10 ms to ensure good start-up behavior. The slow start capacitor should be no more than 27nF.

If during normal operation, the input voltage drops below the VIN UVLO threshold, or the EN pin is pulled below 1.25 V, or a thermal shutdown event occurs, the TPS54331 stops switching.

ERROR AMPLIFIER

The TPS54331 has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the internal effective voltage reference presented at the input of the error amplifier. The transconductance of the error amplifier is 92 μ A/V during normal operation. Frequency compensation components are connected between the COMP pin and ground.

SLOPE COMPENSATION

In order to prevent the sub-harmonic oscillations when operating the device at duty cycles greater than 50%, the TPS54331 adds a built-in slope compensation which is a compensating ramp to the switch current signal.

CURRENT MODE COMPENSATION DESIGN

To simplify design efforts using the TPS54331, the typical designs for common applications are listed in Table 1. For designs using ceramic output capacitors, proper derating of ceramic output capacitance is recommended when doing the stability analysis. This is because the actual ceramic capacitance drops considerably from the nominal value when the applied voltage increases. Advanced users may refer to the *Step by Step Design Procedure* in the Application Information section for the detailed guidelines or use SwitcherPro[™] Software tool (http://focus.ti.com/docs/toolsw/folders/print/switcherpro.html).

VIN (V)	VOUT (V)	F _{sw} (kHz)	L _o (μΗ)	Co	R ₀₁ (kΩ)	R _{O2} (kΩ)	C ₂ (pF)	C ₁ (pF)	R ₃ (kΩ)
12	5	570	6.8	Ceramic 33 µFx2	10	1.91	39	4700	49.9
12	3.3	570	6.8	Ceramic 47µFx2	10	3.24	47	1000	29.4
12	1.8	570	4.7	Ceramic 100 µF	10	8.06	68	5600	29.4
12	0.9	570	3.3	Ceramic 100 µFx2	10	80.6	56	5600	29.4
12	5	570	6.8	Aluminum 330 μF/160 mΩ	10	1.91	68	120	29.4
12	3.3	570	6.8	Aluminum 470 μ F/160 m Ω	10	3.24	82	220	10
12	1.8	570	4.7	SP 100 μF/15 mΩ	10	8.06	68	5600	29.4
12	0.9	570	3.3	SP 330 μF/12 mΩ	10	80.6	100	1200	49.9

 Table 1. Typical Designs (Referring to Simplified Schematic on page 1)

OVERCURRENT PROTECTION AND FREQUENCY SHIFT

The TPS54331 implements current mode control that uses the COMP pin voltage to turn off the high-side MOSFET on a cycle by cycle basis. Every cycle the switch current and the COMP pin voltage are compared; when the peak inductor current intersects the COMP pin voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, causing the switch current to increase. The COMP pin has a maximum clamp internally, which limit the output current.



www.ti.com

The TPS54331 provides robust protection during short circuits. There is potential for overcurrent runaway in the output inductor during a short circuit at the output. The TPS54331 solves this issue by increasing the off time during short circuit conditions by lowering the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 V to 0.8 V on VSENSE pin. The relationship between the switching frequency and the VSENSE pin voltage is shown in Table 2.

SWITCHING FREQUENCY	VSENSE PIN VOLTAGE
570 kHz	VSENSE ≥ 0.6 V
570 kHz / 2	0.6 V > VSENSE ≥ 0.4 V
570 kHz / 4	0.4 V > VSENSE ≥ 0.2 V
570 kHz / 8	0.2 V > VSENSE

Table 2. Switching Frequency Conditions

OVERVOLTAGE TRANSIENT PROTECTION

The TPS54331 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and internal thresholds. When the VSENSE pin voltage goes above 109% × V_{ref} , the high-side MOSFET will be forced off. When the VSENSE pin voltage falls below 107% × V_{ref} , the high-side MOSFET will be enabled again.

THERMAL SHUTDOWN

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 165°C, the device reinitiates the power up sequence.



TPS54331-Q1

SLVSAB5-NOVEMBER 2010

www.ti.com

APPLICATION INFORMATION




Figure 13. Typical Application Schematic

STEP BY STEP DESIGN PROCEDURE

The following design procedure can be used to select component values for the TPS54331. Alternately, the SwitcherPro[™]Software may be used to generate a complete design. The SwitcherPro[™] Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Input voltage range
- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- Operating frequency

For this design example, use the following as the input parameters

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	7 V to 28V
Output voltage	3.3 V
Input ripple voltage	300 mV
Output ripple voltage	30 mV
Output current rating	3 A
Operating Frequency	570 kHz

SWITCHING FREQUENCY

The switching frequency for the TPS54331 is fixed at 570 kHz.

OUTPUT VOLTAGE SET POINT

The output voltage of the TPS54331 is externally adjustable using a resistor divider network. In the application circuit of Figure 13, this divider network is comprised of R5 and R6. The relationship of the output voltage to the resistor divider is given by Equation 4 and Equation 5:

$$R6 = \frac{R5 \times V_{REF}}{V_{OUT} - V_{REF}}$$

$$V_{OUT} = V_{REF} \times \left[\frac{R5}{R6} + 1\right]$$
(5)

Choose R5 to be approximately 10.0 k Ω . Slightly increasing or decreasing R5 can result in closer output voltage matching when using standard value resistors. In this design, R4 = 10.2 k Ω and R = 3.24 k Ω , resulting in a 3.31 V output voltage. The zero ohm resistor R4 is provided as a convenient place to break the control loop for stability testing.

INPUT CAPACITORS

The TPS54331 requires an input decoupling capacitor and depending on the application, a bulk input capacitor. The typical recommended value for the decoupling capacitor is 10 μ F. A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. A smaller value may be used as long as all other requirements are met; however 10 μ F has been shown to work well in a wide variety of circuits. Additionally, some bulk capacitance may be needed, especially if the TPS54331 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable. For this design two 4.7 μ F capacitors are used for the input decoupling capacitor. They are X7R dielectric rated for 50 V. The equivalent series resistance (ESR) is approximately 2m Ω , and the current rating is 3 A. Additionally, a small 0.01 μ F capacitor is included for high frequency filtering.

This input ripple voltage can be approximated by Equation 6

and ESR_{MAX} is the maximum series resistance of the bulk capacitor.

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + (I_{OUT(MAX)} \times ESR_{MAX})$$

Where $I_{OUT(MAX)}$ is the maximum load current, f_{SW} is the switching frequency, C_{BULK} is the bulk capacitor

The maximum RMS ripple current also needs to be checked. For worst case conditions, this can be approximated by Equation 7

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2}$$
(7)

In this case, the input ripple voltage would be 143 mV and the RMS ripple current would be 1.5 A. It is also important to note that the actual input voltage ripple will be greatly affected by parasitics associated with the layout and the output impedance of the voltage source. The actual input voltage ripple for this circuit is shown in Design Parameters and is larger than the calculated value. This measured value is still below the specified input limit of 300 mV. The maximum voltage across the input capacitors would be VIN max plus Δ VIN/2. The chosen bulk and bypass capacitors are each rated for 50 V and the ripple current capacity is greater than 3 A, both providing ample margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

OUTPUT FILTER COMPONENTS

Two components need to be selected for the output filter, L1 and C2. Since the TPS54331 is an externally compensated device, a wide range of filter component types and values can be supported.

Inductor Selection

To calculate the minimum value of the output inductor, use Equation 8

(6)

value



SLVSAB5-NOVEMBER 2010

$$L_{MIN} = \frac{V_{OUT(MAX)} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times F_{SW}}$$

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general, this value is at the discretion of the designer; however, the following guidelines may be used. For designs using low ESR output capacitors such as ceramics, a value as high as $K_{IND} = 0.3$ may be used. When using higher ESR output capacitors, $K_{IND} = 0.2$ yields better results.

For this design example, use $K_{IND} = 0.3$ and the minimum inductor value is calculated to be 5.7µH. For this design, a large value was chosen: 6.8 µH.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from Equation 9

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8}\right)^{2}}$$

and the peak inductor current can be determined with Equation 10

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}}$$
(10)

For this design, the RMS inductor current is 3.01 A and the peak inductor current is 3.47 A. The chosen inductor is a Sumida CDRH103-6R8 6.8 μ H. It has a saturation current rating of 3.84 A and an RMS current rating of 3.60 A, meeting these requirements. Smaller or larger inductor values can be used depending on the amount of ripple current the designer wishes to allow so long as the other design requirements are met. Larger value inductors will have lower ac current and result in lower output voltage ripple, while smaller inductor values will increase ac current and output voltage ripple. In general, inductor values for use with the TPS54331 are in the range of 6.8 μ H to 47 μ H.

Capacitor Selection

.

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 570-kHz frequency to about 25 kHz. In general, the closed loop crossover frequency determined by the load impedance and the output capacitor. This limits the minimum capacitor value for the output filter to:

$$C_{O_{\min}} = 1/(2 \times \pi \times R_O \times F_{CO_{\max}})$$
⁽¹¹⁾

Where R_0 is the output load impedance (V_0/I_0) and f_{CO} is the desired crossover frequency. For a desired maximum crossover of 25 kHz the minimum value for the output capacitor is around 5.8µF. This may not satisfy the output ripple voltage requirement. The output ripple voltage consists of two components; the voltage change due to the charge and discharge of the output filter capacitance and the voltage change due to the ripple current times the ESR of the output filter capacitor. The output ripple voltage can be estimated by:

$$V_{OPP} = I_{LPP} \left[\frac{(D - 0.5)}{4 \times F_{SW} \times C_O} + R_{ESR} \right]$$

Where N_C is the number of output capacitors in parallel.

(12)

(8)

(9)

TPS54331-Q1

SLVSAB5-NOVEMBER 2010

The maximum ESR of the output capacitor can be determined from the amount of allowable output ripple as specified in the initial design parameters. The contribution to the output ripple voltage due to ESR is the inductor ripple current times the ESR of the output filter, so the maximum specified ESR as listed in the capacitor data sheet is given by Equation 13

$$ESR_{max} = \frac{V_{OPPMAX}}{I_{LPP}} - \frac{(D - 0.5)}{4 \times F_{SW} \times C_{O}}$$
(13)

Where V_{OPPMAX} is the desired maximum peak-to-peak output ripple. The maximum RMS ripple current in the output capacitor is given by Equation 14. . .

$$I_{\text{COUT}(\text{RMS})} = \frac{1}{\sqrt{12}} \times \left(\frac{V_{\text{OUT}} \times (V_{\text{IN}(\text{MAX})} - V_{\text{OUT}})}{V_{\text{IN}(\text{MAX})} \times L_{\text{OUT}} \times F_{\text{SW}} \times N_{\text{C}}} \right)$$
(14)

For this design example, two 47-µF ceramic output capacitors are chosen for C8 and C9. These are TDK C3216X5R0J476MT, rated at 6.3 V with a maximum ESR of 2 m Ω and a ripple current rating in excess of 3 A. The calculated total RMS ripple current is 161 mA (80.6 mA each) and the maximum total ESR required is 43 m Ω . These output capacitors exceed the requirements by a wide margin and will result in a reliable, high-performance design. it is important to note that the actual capacitance in circuit may be less than the catalog value when the output is operating at the desired output of 3.3 V The selected output capacitor must be rated for a voltage greater than the desired output voltage plus ½ the ripple voltage. Any derating amount must also be included. Other capacitor types work well with the TPS54331, depending on the needs of the application.

COMPENSATION COMPONENTS

The external compensation used with the TPS54331 allows for a wide range of output filter configurations. A large range of capacitor values and types of dielectric are supported. The design example uses ceramic X5R dielectric output capacitors, but other types are supported.

A Type II compensation scheme is recommended for the TPS54331. The compensation components are chosen to set the desired closed loop cross over frequency and phase margin for output filter components. The type II compensation has the following characteristics; a dc gain component, a low frequency pole, and a mid frequency zero / pole pair.

The dc gain is determined by Equation 15:

$$G_{DC} = \frac{V_{ggm} \times V_{REF}}{V_{O}}$$

Where:

 $V_{ggm} = 800$ $V_{RFF} = 0.8 V$

The low-frequency pole is determined by Equation 16:

$$V_{PO} = 1/(2 \times \pi \times R_{OO} \times C_Z)$$

The mid-frequency zero is determined by Equation 17:

$$F_{Z1} = 1/(2 \times \pi \times R_Z \times C_Z)$$
⁽¹⁷⁾

And, the mid-frequency pole is given by Equation 18:

$$F_{P1} = 1/(2 \times \pi \times R_Z \times C_P)$$
⁽¹⁸⁾

The first step is to choose the closed loop crossover frequency. In general, the closed-loop crossover frequency should be less than 1/8 of the minimum operating frequency, but for the TPS54331it is recommended that the maximum closed loop crossover frequency be not greater than 25 kHz. Next, the required gain and phase boost of the crossover network needs to be calculated. By definition, the gain of the compensation network must be the inverse of the gain of the modulator and output filter. For this design example, where the ESR zero is much higher than the closed loop crossover frequency, the gain of the modulator and output filter can be approximated by Equation 19:

EXAS NSTRUMENTS

(15)

(16)



SLVSAB5-NOVEMBER 2010

$$Gain = -20 \log(2 \times \pi \times R_{SENSE} \times F_{CO} \times C_{O})$$

Where:

$$\label{eq:R_SENSE} \begin{split} &\mathsf{R}_{\mathsf{SENSE}} = 1\Omega/12 \\ &\mathsf{F}_{\mathsf{CO}} = \mathsf{Closed}\text{-loop crossover frequency} \\ &\mathsf{C}_{\mathsf{O}} = \mathsf{Output capacitance} \end{split}$$

The phase loss is given by Equation 20:

$$PL = a \tan(2 \times \pi \times F_{CO} \times R_{ESR} \times C_{O}) - a \tan(2 \times \pi \times F_{CO} \times R_{O} \times R_{O})$$

Where:

 R_{ESR} = Equivalent series resistance of the output capacitor R_{O} = V_{O}/I_{O}

The measured overall loop response for the circuit is given in Figure 20. Note that the actual closed loop crossover frequency is higher than intended at about 25 kHz. This is primarily due to variation in the actual values of the output filter components and tolerance variation of the internal feed-forward gain circuitry. Overall the design has greater than 60 degrees of phase margin and will be completely stable over all combinations of line and load variability.

 C_0)

Now that the phase loss is known the required amount of phase boost to meet the phase margin requirement can be determined. The required phase boost is given by Equation 21:

$$\mathsf{PB} = (\mathsf{PM} - 90 \deg) - \mathsf{PL}$$
⁽²¹⁾

Where PM = the desired phase margin.

A zero / pole pair of the compensation network will be placed symmetrically around the intended closed loop frequency to provide maximum phase boost at the crossover point. The amount of separation can be determined by Equation 22 and the resultant zero and pole frequencies are given by Equation 23 and Equation 24

$$k = \tan\left(\frac{PB}{2} + 45 \deg\right)$$

$$F_{Z1} = \frac{F_{CO}}{k}$$

$$F_{P1} = F_{CO} \times k$$
(23)

The low-frequency pole is set so that the gain at the crossover frequency is equal to the inverse of the gain of the modulator and output filter. Due to the relationships established by the pole and zero relationships, the value of R_7 can be derived directly by Equation 25 :

$$R_{Z} = \frac{2 \times \pi \times F_{CO} \times V_{O} \times C_{O} \times R_{OA}}{GM_{ICOMP} \times V_{ggm} \times V_{REF}}$$

Where:

$$\begin{split} V_{O} &= \text{Output voltage} \\ C_{O} &= \text{Output capacitance} \\ F_{CO} &= \text{Desired crossover frequency} \\ R_{OA} &= 8 \ \text{M}\Omega \\ GM_{COMP} &= 12 \ \text{A/V} \\ V_{ggm} &= 800 \\ V_{REF} &= 0.8 \ \text{V} \end{split}$$

With R_Z known, C_Z and C_P can be calculated using Equation 26 and Equation 27:

Copyright © 2010, Texas Instruments Incorporated

(20)

(24)

(25)

$$C_{Z} = \frac{1}{2 \times \pi \times F_{Z1} \times R_{z}}$$

$$C_{P} = \frac{1}{2 \times \pi \times F_{P1} \times R_{z}}$$
(26)

For this design, the two 47- μ F output capacitors are used. For ceramic capacitors, the actual output capacitance is less than the rated value when the capacitors have a dc bias voltage applied. This is the case in a dc/dc converter. The actual output capacitance may be as low as 54 μ F. The combined ESR is approximately .001 Ω .

Using Equation 19 and Equation 20, the output stage gain and phase loss are equivalent as:

Gain = -2.26 dBand PL - -83.52 degrees

For 70 degrees of phase margin, Equation 21 requires 63.52 degrees of phase boost.

Equation 22, Equation 23, and Equation 24 are used to find the zero and pole frequencies of:

 $F_{Z1} = 5883 \text{ Hz}$

And

 $F_{P1} = 106200 \text{ Hz}$

R_Z, C_Z, and C_P are calculated using Equation 25, Equation 26, and Equation 27:

$$Rz = \frac{2 \times \pi \times 25000 \times 3.3 \times 54 \times 10^{-6} \times 8 \times 10^{6}}{12 \times 800 \times 0.8} = 29.2 \text{ k}\Omega$$
(28)

$$C_{Z} = \frac{1}{2 \times \pi \times 6010 \times 29200} = 928 \text{ pF}$$
(29)

$$Cp = \frac{1}{2 \times \pi \times 103900 \times 29200} = 51 \text{ pF}$$
(30)

Using standard values for R3, C6, and C7 in the application schematic of Figure 13:

 $R3 = 29.4 \text{ k}\Omega$

C6 = 1000 pF

C7 = 47 pF

BOOTSTRAP CAPACITOR

Every TPS54331 design requires a bootstrap capacitor, C4. The bootstrap capacitor must be 0.1 μ F. The bootstrap capacitor is located between the PH pins and BOOT pin. The bootstrap capacitor should be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

CATCH DIODE

The TPS54331 is designed to operate using an external catch diode between PH and GND. The selected diode must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than IOUTMAX plus on half the peak to peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage of 40 V, forward current of 3 A, and a forward voltage drop of 0.5 V.

16 Submit Documentation Feedback

(27)



www.ti.com

OUTPUT VOLTAGE LIMITATIONS

Due to the internal design of the TPS54331, there are both upper and lower output voltage limits for any given input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 91% and is given by Equation 31:

$$V_{Omax} = 0.91 \times \left(\left(V_{IN \min} - I_{O \max} \times R_{DS(on)\max} \right) + V_{D} \right) - \left(I_{O \max} \times R_{L} \right) - V_{D}$$
(31)

Where:

 $V_{IN min} = Minimum input voltage$

 $I_{O max}$ = Maximum load current

 V_D = Catch diode forward voltage

R_L = Output inductor series resistance

The equation assumes maximum on resistance for the internal high-side FET.

The lower limit is constrained by the minimum controllable on time which may be as high as 130 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by Equation 32:

$$V_{Omin} = 0.089 \times \left(\left(V_{IN \max} - I_{O \min} \times R_{DS(on)\min} \right) + V_{D} \right) - \left(I_{O \min} \times R_{L} \right) - V_{D}$$
(32)

Where:

 $V_{IN max}$ = Maximum input voltage $I_{O min}$ = Minimum load current V_{D} = Catch diode forward voltage R_{L} = Output inductor series resistance

This equation assumes nominal on-resistance for the high-side FET and accounts for worst case variation of operating frequency set point. Any design operating near the operational limits of the device should be carefully checked to assure proper functionality.

POWER DISSIPATION ESTIMATE

The following formulas show how to estimate the device power dissipation under continuous conduction mode operations. They should not be used if the device is working in the discontinuous conduction mode (DCM) or pulse skipping Eco-modeTM.

The device power dissipation includes:

1) Conduction loss: Pcon = lout² x R_{DS(on)} x VOUT/VIN

2) Switching loss: Psw = $0.5 \times 10^{-9} \times \text{VIN}^2 \times I_{\text{OUT}} \times \text{Fsw}$

3) Gate charge loss: Pgc = $22.8 \times 10^{-9} \times Fsw$

4) Quiescent current loss: $Pq = 0.11 \times 10^{-3} \times VIN$

Where:

 I_{OUT} is the output current (A).

 $R_{DS(on)}$ is the on-resistance of the high-side MOSFET (Ω).

VOUT is the output voltage (V).

VIN is the input voltage (V).

Fsw is the switching frequency (Hz).

So

Ptot = Pcon + Psw + Pgc + Pq

For given T_A , $T_J = T_A + Rth x Ptot$.

For given $T_{JMAX} = 150^{\circ}C$, $T_{AMAX} = T_{JMAX}$ – Rth x Ptot.

Where:

TPS54331-Q1

SLVSAB5-NOVEMBER 2010



www.ti.com

Ptot is the total device power dissipation (W).

T_A is the ambient temperature (°C).

 $T_{\rm J}$ is the junction temperature (°C) .


Rth is the thermal resistance of the package (°C/W).

T_{JMAX} is maximum junction temperature (°C).

T_{AMAX} is maximum ambient temperature (°C).

PCB LAYOUT

The VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. The typical recommended bypass capacitance is 10-µF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the source of the anode of the catch diode. See Figure 14 for a PCB layout example. The GND D pin should be tied to the PCB ground plane at the pin of the IC. The source of the low-side MOSFET should be connected directly to the top side PCB ground area used to tie together the ground sides of the input and output capacitors as well as the anode of the catch diode. The PH pin should be routed to the cathode of the catch diode and to the output inductor. Since the PH connection is the switching node, the catch diode and output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. The TPS54331 uses a fused lead frame so that the GND pin acts as a conductive path for heat dissipation from the die. Many applications have larger areas of internal or back side ground plane available, and the top side ground area can be connected to these areas using multiple vias under or adjacent to the device to help dissipate heat. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate layout schemes, however this layout has been shown to produce good results and is intended as a guideline.





APPLICATION CURVES

SLVSAB5-NOVEMBER 2010


www.ti.com


ELECTROMAGNETIC INTERFERENCE (EMI) CONSIDERATIONS

As EMI becomes a rising concern in more and more applications, the internal design of the TPS54331 takes measures to reduce the EMI. The high-side MOSFET gate drive is designed to reduce the PH pin voltage ringing. The internal IC rails are isolated to decrease the noise sensitivity. A package bond wire scheme is used to lower the parasitics effects.

To achieve the best EMI performance, external component selection and board layout are equally important. Follow the Step by Step Design Procedure above to prevent potential EMI issues.

100 100 V_{IN} = 7 V V_{IN} = 7 V V_{IN} = 14 V 90 90 ... 80 80 V_{IN} `= 14 V V_{IN} = 21 V 70 70 V_{IN} = 28 V Efficiency - % Efficiency - % 60 60 V_{IN} = 21 V V_{IN} = 28 V 50 50 40 40 30 30 20 20 10 10 0 0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2 0.5 0 1.5 2 2.5 3 0 1 IO - Output Current - A IO - Output Current - A Figure 15. TPS54331 Efficiency Figure 16. TPS54331 Low Current Efficiency 1.004 3.38 I_O = 0 A 1.0035 3.37 1.003 3.36 1.0025 I_O = 3 A 3.35 I_O = 1.5 A Output Regulation - % V_o - Output Voltage - V 1.002 v_{IN} = 28 V 3.34 1.0015 V_{IN} = 21 V 3.33 1.001 V_{IN} = 7 V 3.32 1.0005 3.31 V_{IN} = 14 V 1 3.3 0.9995 3.29 0.999 0.9985 3.28 0.5 1.5 2 2.5 3 0 1 3.5 0 5 10 15 20 25 30 IO - Output Current - A V_I - Input Voltage -V










Figure 19. TPS54331 Transient Response




Figure 21. TPS54331 Output Ripple




Figure 20. TPS54331 Loop Response




Figure 22. TPS54331 Input Ripple



TPS54331-Q1

www.ti.com

Figure 23. TPS54331 Start Up

SLVSAB5-NOVEMBER 2010




Figure 24. TPS54331 Start-up Relative to Enable



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54331QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	54331Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54331-Q1 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: TPS54331

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TPS54331QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54331QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated