

### IS32CS8975 8-Bit MCU with 1Kx16 (ECC) SRAM and 16Kx16 (ECC) E-Flash

### **GENERAL DESCRIPTION**

CS8975 is a general-purpose MCU with 16KB Code e-Flash memory with ECC and 1K SRAM with ECC. The embedded flash for code storage has built-in ECC that corrects 1-bit error and detects two-bit errors. CPU accesses the e-Flash through address read and through Flash Controller which can perform software read/write operations of e-Flash.

CPU in CS8975 is a 1-T 8051 with enhanced multiplication and division accelerator. There are three clock sources for the system, one is a 16MHz/32MHz IOSC (manufacturer calibration +/- 2%), another is XCLK, and the other one is SOSC32KHz (typical 32KHz) which is divided from an internal slow oscillator. ALL clock sources have a clock programmable divider for scaling down the frequency to save power dissipations. The clock selections are combined with flexible power management schemes, including NORMAL, IDLE, STOP, and SLEEP modes to balance speed and power consumption.

There are T0/T1/T2/T3/T4/T5 timers coupled with CPU and three WDT where WDT1 is clocked by SYSCLK, and WDT2/WDT3 are clocked by a non-stop SOSC32KHz. An 8-bit/16-bit checksum and 16-bit CRC accelerator is included. There are EUART/LIN controller, I2C master/Slave controller and SPI master/slave controller. The interfaces of these controllers are multiplexed with GPIO pins. Other useful peripherals include a buzzer control, 6 channels of 12-bit PWM, one channel of 16-bit timer/capture and quadrature decoder.

Analog peripherals include an 11-bit ADC with an internal temperature sensor, an 8-bit voltage output DAC, and four analog comparators with a programmable threshold. A touch key controller with up to 20-bit resolutions is also included. The touch key controller also has shield output capability for moisture immunity. The touch key controller allows sleep mode (under 10uA) and uses auto-detection for wakeup. The maximum number of sensor keys is 11. CS8975 can support proximity sensing.

CS8975 also provides a flexible method of flash programming that supports ISP and IAP. The protection of data loss is implemented in hardware by access restriction of critical storage segments. The code security is reinforced with sophisticated writer commands and ISP commands. The on-chip breakpoint processor also allows easy debugging which can be integrated with ISP. Reliable power-on-reset circuit and low supply voltage detection allow reliable operations under harsh environments.

### **Application**

- Touch key applications with high robustness and reliability requirements
- Automotive, Industry and Appliance

### **FEATURE**

### CPU and Memory

- 1-Cycle 8051 CPU core up to 32MHz
- 16-bit Timers T0/T1/T2/T3/T4 and 24-bit T5
- Checksum and CRC accelerator
- WDT1 by SYSCLK, WDT2/WDT3 by SOSC32KHz
- Clock fault monitor
- All GPIO pins can be assigned to two external interrupts
- Power-saving modes IDLE, STOP, and SLEEP
- 256B IRAM and 768B XRAM with ECC check
- 16KB Code e-Flash with ECC and two 512x16 Information Block
  - Program read with hardware ECC
  - 16-bit software read/write direct access
  - Code security and data loss protection
  - 100K endurance and 10 years retention

### **Clock Source**

- Internal oscillator at 16MHz/32MHz +/- 2%
   Spread Spectrum option
- Internal low power oscillator 128KHz
- External clock option

### **Digital Peripheral**

- 6 CH 8/10/12-bit center-aligned PWM controller
  - Trigger interrupt and ADC conversion
  - Output polarity control
- One 16-bit Timer/Capture and One 16-bit quadrature decoder
- Buzzer/Melody generator
- One I<sup>2</sup>C Master
- One I<sup>2</sup>C Slave also for ISP and debug
- One SPI Master/Slave Controller
- One EUART1 and one EUART2/LIN

### Analog Peripheral

- Capacitance sense touch-key controller with scan up to 11 key inputs
  - Shield output for moisture immunity
  - Low power sleep mode wakeup (<5uA).</li>
  - 11-Bit SAR ADC with GPIO analog input
  - Temperature sensor and voltage supply measurement
- 8-Bit DAC and four analog comparators
- Power-on reset and Low voltage detect (2.3V-4.5V)

### **Miscellaneous**

- Up to 12 GPIO pins with multi-function options
- 2.3V to 5.5V single supply
- Active current < 150uA/MHz in Normal mode
- Low power standby (< 1uA) in SLEEP mode
- Operating temperature -40°C to 125°C
- SOP-8, TSSOP-16 and wettable flank QFN-16 (WQFN-16) package
- RoHS & Halogen-Free compliant
- TSCA compliance
- AEC-Q100 qualification





# LUMISSIL MICROSYSTEMS

### IS32CS8975 PINOUT





<u>PIN Des</u>	<u>N Description and Multifunction Table</u>												
SOP-	TSSOP-	WQFN-	NAME	TYPE	ANIO1	ANIO2	PIN DESCRIPTION						
8	16	16											
1	1	11	VDD	Р			Supply Voltage 2.3V to 5.5V						
	2	12	RSTN	Ю			Active low reset input with internal 5K Ohm pull-						
				up.									
2	3	13	P05	IO/A	KEY	ADCA	Port 0.5 I/O with multi-function						
							This pin also supports I2CS SCL for ISP at						
							default.						
3	4	14	P04	IO/A	KEY	ADCB	Port 0.4 I/O with multi-function						
							This pin also supports I2CS SDA for ISP at						
							default.						
4	5	15	P03	IO/A	KEY	ADCA	Port 0.3 I/O with multi-function						
	6	16	P13	IO/A	KEY	CMPTH	Port 1.3 I/O with multi-function						
	7	1	P12	IO/A	KEY	CMPD	Port 1.2 I/O with multi-function						
	8	2	P11	IO/A	KEY	CMPC	Port 1.1 I/O with multi-function						
	9	3	P10	IO/A	KEY	CMPB	Port 1.0 I/O with multi-function						
5	10	4	P02	IO/A	KEY	CMPA	Port 0.2 I/O with multi-function						
6	11	5	P01	IO/A	KEY	SHIELD	Port 0.1 I/O with multi-function.						
	12	6	P07	IO/A	KEY	ADCB	Port 0.7 I/O with multi-function						
	13	7	P06	IO/A	KEY	SHIELD	Port 0.6 I/O with multi-function						
7	14	8	P00	IO/A	CREF	DAC	Port 0.0 I/O with multi-function						
							Also serves as CREF for touch key controller						
	15	9	VDDC	P/O			Internal 1.5V supply						
							Connect to external 1.0uF decoupling capacitor.						
8	16	10	VSS	G			VSS						

Note: If customers would like to use our CS89XX Touch Key Library software tool, please refer to our IS3XCS89XX Touch Key Library Tool User's Manual before starting your hardware schematics design.

Each GPIO pin can use MFCFG register to select pin functions. The function table is shown as the following table.

MFCFG[4-0]	Function NAME	FUNCTION DESCRIPTION
00000	LOW	This setting will force the output to be logic low state. Actual output depends on OPOL setting in IOCFG register.
00001	GPIO	8051 GPIO port
00010	SCK	SPI SCK input or output depending on SPI MS setting
00011	SDI	SPI SDI input corresponding to MI or SI and depending on SPI MS setting
00100	SDO	SPI SDO output corresponding to MO or SO and depending on SPI MS setting
00101	SSN	SPI SSN input or output depending on SPI MS setting
00110	SSCL	I2C Slave SCL I/O
00111	SSDA	I2C Slave SDA I/O
01000	MSCL	I2C Master SCL I/O
01001	MSDA	I2C Master SDA I/O
01010	TX1	EUART1 TX output
01011	RX1	EUART1 RX input
01100	TX2	EUART2/LIN TX output
01101	RX2	EUART2/LIN RX input
01110	BZ	Buzzer/Melody output
01111	XCLK	External system clock input
10000	T0	Timer 0 input
10001	T1	Timer 1 input
10010	T2	Timer 2 input
10011	IDX	Quadrature Encoder IDX (Index) input



10100	PHA	Quadrature Encoder PHA (Phase A) input
10101	PHB	Quadrature Encoder PHA (Phase B) input
10110	XCAPT	TCC (Timer Compare/Capture) Capture Input
10111	TC	TCC (Timer Compare/Capture) Terminal Count output
11000	CC	TCC (Timer Compare/Capture) Compare Count output
11001	PWM0	PWM Channel 0 output
11010	PWM1	PWM Channel 1 output
11011	PWM2	PWM Channel 2 output
11100	PWM3	PWM Channel 3 output
11101	PWM4	PWM Channel 4 output
11110	PWM5	PWM Channel 5 output
11111	HIGH	This setting will force the output to be logic high state. Actual output depends on OPOL setting in IOCFG register.

\*\*\*\* MFCFG[4-0] default value is 00000 after reset, so the default state is output logic low.



### <u>MEMORY MAP</u>

There is a total of 256 bytes of internal RAM in CS8975, the same as standard 8052. There are a total of 768 bytes of auxiliary RAM allocated in the 8051 extended RAM area at 0x0100h – 0x03FFh. Users can use "MOVX" instructions to access the XRAM.

There is a 16Kx16 embedded Flash memory for code storage. For CPU access (Read-Only), the lower byte is used for actual access, and the upper byte is used for ECC check. The ECC is performed in a nibble base with each nibble in the high byte corresponding to the nibble in the low byte. ECC is capable of one-bit error correction and two-bit error detection for each nibble. This is significantly more robust than 8:5 ECC. ECC check is through hardware and performed automatically. The embedded Flash can also be accessed through Flash controller. The Flash controller allows both read/write access and is always in 16-bit width with no ECC. For erase operations, the page size of the Flash is 512x16. There are two 512x16 IFB blocks in Flash. The first IFB is used for manufacturing and calibration data, and some areas are for user OTP data. The 2<sup>nd</sup> IFB is open for the user's application with no restriction. Also, there is an 8-byte security key located at the last 8 bytes of user program code for protection from pirate access to information.





### REGISTER MAP SFR (0x80 – 0xFF)

The SFR address map maintains maximum compatibility to most commonly existing 8051-like MCU. The following table shows the SFR address map. Since SFR can be accessed by direct addressing mode, registers of built-in peripherals that require fast access are mostly located in SFR. XFR is mainly used for on-chip peripheral control and configurations.

	0	1	2	3	4	5	6	7
0XF0	В	-			I2CMSA	I2CMCR	I2CMBUF	I2CMTP
0XE0	ACC	-	-	-	-	-	-	-
0XD0	PSW	-	-	-	-	-	-	-
0XC0	-	-	SCON2	I2CMTO	PMR	STATUS	MCON	ТА
0XB0	-	SCON1	SCON1X	SFIFO1	SBUF1	SINT1	SBR1L	SBR1H
0XA0	P2	SPICR	SPIMR	SPIST	SPIDATA	SFIFO2	SBUF2	SINT2
0X90	P1	EXIF	WTST	DPX	-	DPX1	-	-
0X80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON
	8	9	A	В	С	D	Е	F
0XF8	EXIP	MD0	MD1	MD2	MD3	MD4	MD5	ARCON
0XE8	EXIE		MXAX	-	-	-	-	-
0XD8	WDCON		DPXR	I2CSCON2	I2CSST2	I2CSADR2	I2CSDAT2	-
0XC8	T2CON	ТВ	RLDL	RLDH	TL2	TH2	ADCCTL	T34CON
0XB8	IP	-	ADCL	ADCH	-	-	-	-
0XA8	IE	ADCCFG	-	-	TL4	TH4	TL3	TH3
0X98			-	ESP	-	ACON	-	WKMASK
0X88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	CKSEL



IS32CS8975 TA protected REGISTER MAP XFR (0xA000 – 0xAFFF)

	0	1	2	3	4	5	6	7
A000	REGTRM	IOSCITRM	IOSCVTRM	-	-	-	-	SOSCTRM
A010	LVDCFG	LVDTHD	LVDHYS	-	TSTMON	FLSHVDD	BSTCMD	RSTCMD
A020	FLSHDATL	FLSHDATH	FLSHADL	FLSHADH	FLSHECC	FLSHCMD	ISPCLKF	FLSHPRTC
A030	FLSHPRT0	FLSHPRT1	FLSHPRT2	FLSHPRT3	FLSHPRT4	FLSHPRT5	FLSHPRT6	FLSHPRT7
A040	NTAFRQL	NTAFRQH	NTADUR	NTAPAU	NTBFRQL	NTBFRQH	NTBDUR	NTBPAU
A050	TCCFG1	TCCFG2	TCCFG3	-	TCPRDL	TCPRDH	TCCMPL	TCCMPH
A060	TCCPTRL	TCCPTRH	TCCPTFL	TCCPTFH	-	-	-	-
A070	QECFG1	QECFG2	QECFG3	-	QECNTL	QECNTH	QEMAXL	QEMAXH
	8	9	A	В	С	D	E	F
A008	8	9	A -	В -	C -	D PECCCFG	E PECCADL	F PECCADH
A008 A018	8 - TK3CFGA	9 - TK3CFGB	A - TK3CFGC	B - TK3CFGD	C - TK3HDTYL	D PECCCFG TK3HDTYH	E PECCADL TK3LDTYL	F PECCADH TK3LDTYH
A008 A018 A028	8 - TK3CFGA TK3BASEL	9 - TK3CFGB TK3BASEH	A - TK3CFGC TK3THDL	B - TK3CFGD TK3THDH	C - TK3HDTYL TK3PUD	D PECCCFG TK3HDTYH DECCCFG	E PECCADL TK3LDTYL DECCADL	F PECCADH TK3LDTYH DECCADH
A008 A018 A028 A038	8 - TK3CFGA TK3BASEL CMPCFGAB	9 - TK3CFGB TK3BASEH CMPCFGCD	A - TK3CFGC TK3THDL CMPVTH0	B - TK3CFGD TK3THDH CMPVTH1	C - TK3HDTYL TK3PUD DACCFG	D PECCCFG TK3HDTYH DECCCFG CMPST	E PECCADL TK3LDTYL DECCADL -	F PECCADH TK3LDTYH DECCADH -
A008 A018 A028 A038 A048	8 - TK3CFGA TK3BASEL CMPCFGAB BZCFG	9 - TK3CFGB TK3BASEH CMPCFGCD NTPOW	A - TK3CFGC TK3THDL CMPVTH0 NTTU	B - TK3CFGD TK3THDH CMPVTH1 -	C - TK3HDTYL TK3PUD DACCFG -	D PECCCFG TK3HDTYH DECCCFG CMPST -	E PECCADL TK3LDTYL DECCADL - -	F PECCADH TK3LDTYH DECCADH - -
A008 A018 A028 A038 A048 A058	8 - TK3CFGA TK3BASEL CMPCFGAB BZCFG -	9 - TK3CFGB TK3BASEH CMPCFGCD NTPOW -	A - TK3CFGC TK3THDL CMPVTH0 NTTU -	B - TK3CFGD TK3THDH CMPVTH1 - -	C - TK3HDTYL TK3PUD DACCFG - -	D PECCCFG TK3HDTYH DECCCFG CMPST - -	E PECCADL TK3LDTYL DECCADL - - -	F PECCADH TK3LDTYH DECCADH - - -
A008 A018 A028 A038 A038 A048 A058 A068	8 - TK3CFGA TK3BASEL CMPCFGAB BZCFG - T5CON	9 - TK3CFGB TK3BASEH CMPCFGCD NTPOW - TL5	A - TK3CFGC TK3THDL CMPVTH0 NTTU - TH5	B - TK3CFGD TK3THDH CMPVTH1 - - - TT5	C - TK3HDTYL TK3PUD DACCFG - - -	D PECCCFG TK3HDTYH DECCCFG CMPST - - -	E PECCADL TK3LDTYL DECCADL - - - -	F PECCADH TK3LDTYH DECCADH - - - -

	0	1	2	3	4	5	6	7
A080	PWMCFG1	PWMCFG2	PWMCFG3	-	PWM0DTYL	PWM0DTYH	PWM1DTYL	PWM1DTYH
A090	LINCTRL	LINCNTRH	LINCNTRL	LINSBRH	LINSBRL	LININT	LININTEN	-
A0A0	-	-	-	-	-	-	-	-
A0B0	LINTCON	TXDTOL	TXDTOH	RXDTOL	RXDTOH	BSDCLRL	BSDCLRH	BSDWKC
A0C0	-	-	-	-	-	-	-	-
A0D0	-	-	-	-	-	-	-	-
A0E0	BPINTF	BPINTE	BPINTC	BPCTRL	-	-	-	-
A0F0	PC1AL	PC1AH	PC1AT	-	PC2AL	PC2AH	PC2AT	-
	0							
	8	9	A	В	С	D	E	F
A088	8 PWM2DTYL	9 PWM2DTYH	A PWM3DTYL	в PWM3DTYH	C PWM4DTYL	D PWM4DTYH	E PWM5DTYL	F PWM5DTYH
A088 A098	8 PWM2DTYL DBPCIDL	9 PWM2DTYH DBPCIDH	A PWM3DTYL DBPCIDT	B PWM3DTYH DBPCNXL	C PWM4DTYL DBPCNXH	D PWM4DTYH DBPCNXT	E PWM5DTYL STEPCTRL	F PWM5DTYH SI2CDBGID
A088 A098 A0A8	8 PWM2DTYL DBPCIDL -	9 PWM2DTYH DBPCIDH -	A PWM3DTYL DBPCIDT -	B PWM3DTYH DBPCNXL -	C PWM4DTYL DBPCNXH -	D PWM4DTYH DBPCNXT -	E PWM5DTYL STEPCTRL -	F PWM5DTYH SI2CDBGID -
A088 A098 A0A8 A0B8	8 PWM2DTYL DBPCIDL - BSDACT	9 PWM2DTYH DBPCIDH - -	A PWM3DTYL DBPCIDT - -	B PWM3DTYH DBPCNXL - -	C PWM4DTYL DBPCNXH - -	D PWM4DTYH DBPCNXT - -	E PWM5DTYL STEPCTRL - -	F PWM5DTYH SI2CDBGID - -
A088 A098 A0A8 A0B8 A0C8	8 PWM2DTYL DBPCIDL - BSDACT -	9 PWM2DTYH DBPCIDH - -	A PWM3DTYL DBPCIDT - - -	B PWM3DTYH DBPCNXL - - -	C PWM4DTYL DBPCNXH - - -	D PWM4DTYH DBPCNXT - - -	E PWM5DTYL STEPCTRL - - -	F PWM5DTYH SI2CDBGID - - -
A088 A098 A0A8 A0B8 A0C8 A0D8	8 PWM2DTYL DBPCIDL - BSDACT - WDT2CF	9 PWM2DTYH DBPCIDH - - - WDT2L	A PWM3DTYL DBPCIDT - - - WDT2H	B PWM3DTYH DBPCNXL - - - WDT3CF	C PWM4DTYL DBPCNXH - - - WDT3L	D PWM4DTYH DBPCNXT - - - WDT3H	E PWM5DTYL STEPCTRL - - -	F PWM5DTYH SI2CDBGID - - -
A088 A098 A0A8 A0B8 A0C8 A0D8 A0E8	8 PWM2DTYL DBPCIDL - BSDACT - WDT2CF -	9 PWM2DTYH DBPCIDH - - - WDT2L -	A PWM3DTYL DBPCIDT - - - WDT2H -	B PWM3DTYH DBPCNXL - - - WDT3CF -	C PWM4DTYL DBPCNXH - - - WDT3L -	D PWM4DTYH DBPCNXT - - - WDT3H -	E PWM5DTYL STEPCTRL - - - -	F PWM5DTYH SI2CDBGID - - - -



	0	1	2	3	4	5	6	7
A100	IOCFGO00	IOCFGO01	IOCFGO02	IOCFGO03	IOCFGO04	IOCFGO05	IOCFGO06	IOCFGO07
A110	IOCFGI00	IOCFGI01	IOCFGI02	IOCFGI03	IOCFGI04	IOCFGI05	IOCFGI06	IOCFGI07
A120	MFCFG00	MFCFG01	MFCFG02	MFCFG03	MFCFG04	MFCFG05	MFCFG06	MFCFG07
A130								
A140								
A150								
A160	-	-	-	-	-	-	-	-
A170	-	-	-	-	-	-	-	-
	8	9	А	В	С	D	E	F
A108	IOCFGO10	IOCFGO11	IOCFGO12	IOCFGO13	IOCFGO14	IOCFGO15	IOCFGO16	IOCFGO17
A118	IOCFGI10	IOCFGI11	IOCFGI12	IOCFGI13	IOCFGI14	IOCFGI15	IOCFGI16	IOCFGI17
A128	MFCFG10	MFCFG11	MFCFG12	MFCFG13	MFCFG14	MFCFG15	MFCFG16	MFCFG17
A138	-	-	-	-	-	-	-	-
A148	-	-	-	-	-	-	-	-
A158	-	-	-	-	-	-	-	-
A168	-	-	-	-	-	-	-	-



### 1. <u>8051 CPU</u>

### 1.1 <u>CPU Register</u>

### ACC (0xE0) Accumulator R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		ACC[7-0]								
WR		ACC[7-0]								

ACC is the CPU accumulator register and is involved in direct operations of many instructions. ACC is bit addressable.

### B (0xF0) B Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		B[7-0]								
WR		B[7-0]								

B register is used in standard 8051 multiplication and division instructions and is also used as an auxiliary register for temporary storage. B register is also bit addressable.

### PSW (0xD0) Program Status Word R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	CY	AC	F0	RS1	RS0	OV	UD	Р		
WR	CY	AC	F0	RS1	RS0	OV	UD	Р		
С	Y	Carry Flag								
AC Auxiliary Carry Flag (BCD Operations)										

AC	Auxiliary Carry Flag (BCD Operation
F0	General Purpose Flag 0
RS1, RS0	Register Bank Select
OV	Overflow Flag
UD	User Defined (reserved)
Р	Parity Flag

### SP (0x81) Stack Pointer R/W (0x00)

ſ		7	6	5	4	3	2	1	0	
I	RD				SP[	7-0]				
ſ	WR	SP[7-0]								

PUSH will result in ACC pointed to SP+1 address. POP will load ACC value from IRAM with the address of SP.

### ESP (0x9B) Extended Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	ESP[7-0]									
WR	ESP[7-0]									

In FLAT address mode, ESP and SP together form a 16-bit address for stack pointer. ESP holds the higher byte of the 16-bit address.

#### STATUS (0xC5) Program Status Word RO(0x00)

			•							
	7	6	5	4	3	2	1	0		
RD	-	HIP	LIP	-						
WR	-									
F	HP IP	High Priori HIP=0 india HIP=1 india Low Priorit LIP=0 india LIP=1 india	ty (HP) Interru cates no HP in cates HP inter y (LP) Interrup cates no LP in cates LP inter	pt Status nterrupt. rrupt progress ot Status terrupt. rupt progressi	ing. ng.					



Software should check status before entering SLEEP, STOP, IDLE, or PMM modes to prevent loss of intended functions due to delayed entry until these events are finished.

### 1.2 Addressing Timing and Memory Modes

The clock speed of an MCU with embedded flash memory is usually limited by the access time of on-chip flash memory. With modern process technology, the CPU can operate much faster, and the access time of flash memory is usually around 40 nanoseconds, which becomes a bottleneck of CPU performance. To mitigate this problem, a programmable wait state function is incorporated to allow faster CPU clock to access slower embedded flash memory. The wait state is controlled by WTST register as shown in the following.

### WTST (0x92) R/W (0x07)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	WTST3	WTST2	WTST1	WTST0
WR	-	-	-	-	WTST3	WTST2	WTST1	WTST0

WTST[3-0] Wait State Control register. WTST holds the information about Program Memory access

WTST3	WTST2	WTST1	WTST0	Access Time (SYSCLK)
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

The default setting of the wait state control register after reset is 0x07. Using a SYSCLK of 4MHz, the WTST can be set to minimum because one clock period is 250ns, which is longer than the typical embedded flash access time. If SYSCLK is above 16MHz, then WTST should be set higher than 1 to allow enough access time. And note that when IOSC is set to 32MHz, WTST[3-0] = 0 is forced to be equivalent as WTST[3-0] = 1.

### MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0		
RD	MCON[7-0]									
WR	MCON[7-0]									

MCON holds the starting address of XRAM in 2KB steps. For example, if MCON[7-0]=0x01, the starting address is 0x001000h. MCON is not meaningful in this chip because it only contains on-chip XRAM and MCON should not be modified from 0x00.

The LARGE mode (addressing mode) is compatible with standard 8051 in 16-bit address. FLAT mode extends the program address to 20-bit and expands the stack space to 16-bit data space. The data space is always 16-bit in either LARGE or FLAT mode.



### ACON (0x9D) R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0
RD	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0
WR	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0

ACON is addressing mode control register.

IVECSEL	Interrupt Vector Selection
	INTVSEC=1 maps the interrupt vector to 0x3000 space.
	INTVSEC=0 maps the interrupt vector to normal 0x0000 space.
DPXREN	DPXR Register Control Bit.
	If DPXREN is 0, "MOVX, @Ri" instruction uses P2 (0xA0) register and XRAM Address [15-8].
	If DPXREN is 1, DPXR (0xDA) register and XRAM Address [15-8] are used.
SA	Extended Stack Address Mode Indicator. This bit is read-only.
	0 – 8051 standard stack mode where stack resides in internal 256-byte memory.
	1 – Extended stack mode. Stack pointer is ESP:SP in 16-bit addressing to data space.
AM1, AM0	AM1 and AM0 Address Mode Control Bits
	00 – LARGE address mode in 16-bit
	1x – FLAT address mode with 20-bit program address

### 1.3 MOVX A, @Ri Instructions

### DPXR (0xDA) R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	DPXR[7-0]									
WR	DPXR[7-0]									

DPXR is used to replace P2[7-0] for high byte of XRAM address bit [15-7] for "MOVX, @Ri" instructions only if DPXREN=1.

### MXAX (0xEA) MOVX Extended Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	MXAX[7-0]									
WR	MXAX[7-0]									

MXAX is used to provide top 8-bit address for "MOVX @Ri" instructions only. MXAX does not affect other MOVX instructions.

When accessing XRAM using "MOVX, @DPTR" instruction, the address of XRAM access is formed by DPHi:DPLi depending on which data pointer is selected. Another form of MOVX instruction is "MOVX, @Ri". This instruction provides an efficient programming method to move content within a 256-byte data block. In "@RI" instruction, the XRAM address [15-7] can be derived from two sources. If ACON.DPXREN = 0, the high address [15-8] is from P2 (0xA0) If ACON.DPXREN = 1, the high address is from DPXR (0xDA) register.

The maximum addressing space of XRAM is up to 16MB, and thus requires 24-bit address. For "MOVX, @DPTR", the XRAMADDR [23-16] is either from DPX (0x93) or DPX1 (0x95) and that depends on which data pointer is selected. For "MOVX, @Ri", the XRAMUADDR [23-16] is from MXAX (0xEA) register.

### 1.4 Dual Data Pointers and MOVX operations

In standard 8051, there is only one data pointer DPH:DPL to perform MOVX. The enhanced CPU provides 2<sup>nd</sup> data pointer DPH1:DPL1 to speed up the movement or copy of data block. DPTR is selected by setting DPS (Data Pointer Select) register. Through the control of DPS, efficient programming can be achieved.

### DPS (0x86) Data Pointer Select R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ID1	ID0	TSL	-	-	-	-	SEL
WR	ID1	ID0	TSL	-	-	-	-	SEL

ID[1:0]

Define the operation of Increment Instruction of DPTR, "INC DPTR". Standard 8051 only has increment DPTR instruction. ID[1-0] changes the definitions of "INC DPTR" instruction



and allows more flexible modifications of DPTR when "INC DPTR" instructions are executed.

ID1	ID0	SEL=0	SEL=1
0	0	INC DPTR	INC DPTR1
0	1	DEC DPTR	INC DPTR1
1	0	INC DPTR	DEC DPTR1
1	1	DEC DPTR	DEC DPTR1

TSL Enable toggling selection of DPTR selection. When this bit is set, the selection of DPTR is toggled when DPTR is used in an instruction and executed. SEL DPTR selection bit. Set to select DPTR1, and clear to select DPTR. SEL is also decided by

DPTR selection bit. Set to select DPTR1, and clear to select DPTR. SEL is also decided by the state of ID[1:0] and TSL when DPTR is used in an instruction. When read, SEL reflects the current selection of command.

### DPL (0x82) Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	DPL[7-0]								
WR	DPL[7-0]								

DPL register holds the low byte of data pointer, DPTR.

### DPH (0x83) Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DPH[7-0]							
WR	DPH[7-0]							

DPH register holds the high byte of data pointer, DPTR.

### DPL1 (0x84) Extended Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DPL1[7-0]							
WR	DPL1[7-0]							

DPL1 register holds the low byte of extended data pointer 1, DPTR1.

### DPH1 (0x85) Extended Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DPH1[7-0]							
WR	DPH1[7-0]							

DPH1 register holds the high byte of extended data pointer 1, DPTR1.

### DPX (0x93) Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DPX[7-0]							
WR	DPX[7-0]							

DPX is used to provide the top 8-bit address of DPTR when address is above 64KB. The address below 64KB is formed by DPH and DPL. DPX is not applicable in LARGE mode and will form full 24-bit address in FLAT mode. That means auto increment and decrement when DPTR is changed. DPX value has no effect if on-chip data memory is less than 64KB.

### DPX1 (0x95) Extended Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0
RD		DPX1[7-0]						
WR		DPX1[7-0]						



DPX1 is used to provide the top 8-bit address of DPTR when address above 64KB. The address below 64KB is formed by DPH1 and DP1L. DPX1 is not applicable in LARGE mode and will form full 24-bit address in Flat mode. That means DPX1 will have auto increment and decrement when DPTR is changed. DPX1 value has no effect if on-chip data memory is less than 64KB.

### 1.5 Interrupt System

The CPU implements an enhanced Interrupt Control that allows a total of 15 interrupt sources and each with two programmable priority levels. The interrupts are sampled at the rising edge of SYSCLK. If interrupts are present and enabled, the CPU enters the interrupt service routine by vectoring to the highest priority interrupt. Among the 15 interrupt sources, 7 of them are from CPU internal integrated peripherals, 6 of them are from on-chip external peripherals, and 2 of them are used for external interrupt sources. When an interrupt is shared, the interrupt service routine must determine which source is requesting the interrupt by examining the corresponding interrupt flag of the sharing peripherals.

The following table shows the interrupt sources and corresponding interrupt vectors. The Flag Reset column shows whether the corresponding interrupt flag is cleared by hardware (self-cleared) or software. Please note the software can only clear the interrupt flag but not set the interrupt flag. The Natural Priority column shows the inherent priority if more than one interrupt is assigned to the same priority level. Please note that the interrupts assigned with higher priority levels always get served first compared with interrupts assigned with lower priority levels regardless of the natural priority.

Interrupt	Peripheral Source Description	Vectors (*Note) IVECSEL=0/1	FLAG RESET	Natural Priority
PINT0	Expanded Pin INT0.x	0x0003/0xX003	Software	1
TF0	Timer 0	0x000B/0xX00B	Hardware	2
PINT1	Expanded Pin INT1.x	0x0013/0xX013	Software	3
TF1	Timer 1	0x001B/0xX01B	Hardware	4
TI0/RI0	EUART1	0x0023/0xX023	Software	5
TF2	Timer 2	0x002B/0xX02B	Software	6
TI2/RI2	EUART2/LIN/LIN_FAULT	0x0033/0xX033	Software	7
I2CM	I <sup>2</sup> C Master	0x003B/0xX03B	Software	8
INT2	LVT	0x0043/0xX043	Software	9
INT3	Touch Key/ACMP	0x004B/0xX04B	Software	10
INT4	ADC	0x0053/0xX053	Software	11
WDIF	Watchdog WDT1	0x005B/0xX05B	Software	12
INT6	PWM/TCC/QE	0x0063/0xX063	Software	13
INT7	SPI/I2C Slave	0x006B/0xX06B	Software	14
INT8	T3/T4/T5/BZ	0x0073/0xX073	Software	15
ECC	PECC/DECC/WDT2	0x007B/0xX07B	Software	0
BKP	Break Point	0xX080	Software	0
DBG	I2CS Debug	0xX0C0	Software	0

\* Note: When IVECSEL=1, the interrupt vector is relocated to the top available 4KB memory space for boot code. Therefore, X value is based on the MCU embedded flash size like X=F, for 64K, X=B for 48K, X=7 for 32K, and X=3 for 16K flash size. In addition to the 15 peripheral interrupts, there are two highest priority interrupts associated with debugging and breakpoint. DBG interrupt is generated when I<sup>2</sup>C slave is configured as a debug port and a debug request from the host matches the debug ID. BKP interrupt is generated when breakpoint match condition occurs. DBG has a higher priority than BKP. The BKP and DBG interrupts are not affected by the global interrupt enable, EA bit of IE register (0xA8).

The interrupt-related registers are listed in the following tables. Each interrupt can be individually enabled or disabled by setting or clearing the corresponding bit in IE, EXIE, and integrated peripherals' control registers.



### IE (0xA8) Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN
WR	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN

EA Global Interrupt Enable bit

ES2 LIN-capable16550-like UART2 Interrupt Enable bit

ET2 Timer 2 Interrupt Enable bit

ES0 eUART1 Interrupt Enable bit

ET1 Timer 1 Interrupt Enable bit

PINT1EN Pin PINT1.x Interrupt Enable bit

ET0 Timer 0 Interrupt Enable bit

PINT0EN Pin PINT0.x Interrupt Enable bit

### EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00)

		7	6	5	4	3	2	1	0
F	RD	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
۷	٧R	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM

EINT8	INT8 Interrupt Enable bit
EINT7	INT7 Interrupt Enable bit
EINT6	INT6 Enable bit
EWD1	Watchdog Timer Interrupt Enable bit
EINT4	INT4 Interrupt Enable bit
EINT3	INT3 Interrupt Enable bit
EINT2	INT2 Interrupt Enable bit
EI2CM	I <sup>2</sup> C Master Interrupt Enable bit

Each interrupt can be individually assigned to either high or low priority. When the corresponding bit is set to 1, it indicates it is of high priority.

### IP (0xB8) Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	PS2	PT2	PS0	PT1	PX1	PT0	PX0
WR	-	PS2	PT2	PS0	PT1	PX1	PT0	PX0

PS2 LIN-capable 16550-like UART2 Priority bit

PT2 Timer 2 Priority bit

PS0 eUART1 Priority bit

PT1 Timer 1 Priority bit

PX1 Pin Interrupt INT1 Priority bit

PT0 Timer 0 Priority bit

PX0 Pin Interrupt INT0 Priority bit

### EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
WR	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
F	EINT8 INT8 Priority bit							

EINT8	INT8 Priority bit
EINT7	INT7 Priority bit
EINT6	INT6 Priority bit
EWDI	Watchdog Priority bit
EINT4	INT4 Priority bit
EINT3	INT3 Priority bit
EINT2	INT2 Priority bit
EI2CM	I <sup>2</sup> C Master Priority bit



### EXIF (0x91) Extended Interrupt Flag R/W (0x00)

	7	6	5	4	3	2	1	0
RD	INT8F	INT7F	INT6F	-	INT4F	INT3F	INT2F	I2CMIF
WR	-	-	-	-	-	-	-	I2CMIF
INT8F INT8 Flag bit								
INT7F INT7 Flag bit								
11	NT6F	INT6 Flag bit						
11	NT4F	INT4 Flag I	oit					
11	NT3F	INT3 Flag I	oit					
INT2F INT2 Flag bit								
12	2CMIF	I <sup>2</sup> C Master Interrupt Flag bit. This bit must be cleared by software.						
N	Note: Writing to INT2F and INT8F has no effect.							

The interrupt flag of internal peripherals is stored in the corresponding flag registers in the peripheral and EXIF registers. These peripherals include T0, T1, T2, and WDT1. Software needs to clear the corresponding flag located in the peripherals (T0, T1, T2, and WDT1). For I2CM, the interrupt flag is in the EXIF register bit I2CMIF. This needs to be cleared by software.

INT2 to INT8 is used to connect to the external peripherals. INT2F to INT8F is the direct equivalent of the interrupt flag from the corresponding peripherals. These peripherals include I<sup>2</sup>Cs, ADC, etc.

#### WKMASK (0x9F) R/W (0xFF) Wake Up Mask Register TB Protected

		7	6	5	4	3	2	1	0
	RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
	WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WEINT8 Set this bit to allow INT8 to trigger the wake-up of CPU from STOP					P modes.				
	V	VEINT7	Set this bit	to allow INT7	' to trigger the	wake-up of C	PU from STC	P modes.	
	V	VEINT6	Set this bit	to allow INT6	to trigger the	wake-up of C	PU from STC	P modes.	
	V	VEINT4	Set this bit	to allow INT4	to trigger the	wake-up of C	PU from STC	P modes.	
	WEINT3 Set this bit to allow INT3			3 to trigger the	wake-up of C	PU from STC	P modes.		
WEINT2 Set this bit to allow INT2 to trigger the wake-up of CPU from STOF			P modes.						
	WEPINT1 Set this bit to allow INT1 to tr			to trigger the	wake-up of C	PU from STC	P modes.		

WKMASK register defines the wake-up control of the interrupt signals from the STOP mode. The wake-up is performed by these interrupts and is turned on if the internal oscillator is enabled, and then SYSCLK resumes. The interrupt can be set as a level trigger or an edge trigger and the wake-up is always triggered according to the edge trigger. Please note the wake-up control is wired separately from the interrupt logic, therefore, after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP mode. Extra attention should be exerted to the modes of exit and re-entry to ensure proper operation.

Set this bit to allow INT0 to trigger the wake-up of CPU from STOP modes.

Please note that all clocks are stopped in STOP mode, and therefore, peripherals requiring clock such as I<sup>2</sup>C slave, EUART1, EUART2, ADC, LVD, and T3 cannot perform the wake-up function. Only external pins and peripherals that do not require a clock can be used for wakeup purposes. Such peripherals are like an analog comparator and GPIO.

PINT0 and PINT1 are used for external GPIO pin Interrupts. All GPIO pins can be enabled to generate the PINT0 or PINT1 depending on its MFCFG register setting. Each GPIO pin also contains the rising/falling edge detections and either one or both edges can be used for interrupt triggering. The same GPIO pin can be used to generate a wake-up event.

### TCON (0x88) R/W (0x00)

**WEPINTO** 

	7	6	5	4	3	2	1	0
RD	TF1	TR1	TF0	TR0	PINT1F	-	<b>PINT0F</b>	-
WR	-	TR1	-	TR0	PINT1F	-	PINT0F	-
Т	TF1 Timer 1 Interrupt Flag bit. TF1 is cleared by hardware when entering the interrupt rout						pt routine.	
Т	R1	Timer 1 Run Control bit. Set to enable Timer 1.						
TF0 Timer 0 Interrupt Flag. TF0 is cleared by hardware when entering the interrupt r					routine.			
TR0 Timer 0 Run Control bit. Set to enable Timer 0.								



 PINT1F
 Pin INT1 Interrupt Flag bit. PINT1F is cleared by hardware when entering the interrupt routine.

 PINT0F
 Pin INT0 Interrupt Flag bit. PINT0F is cleared by hardware when entering the interrupt routine.

### 1.6 Register Access Control

One important feature of the embedded MCU is its reliable operations in a harsh environment. Many system failures result from the accidental loss of data or changes of critical registers that may lead to catastrophic effects. The CPU provides several protection mechanisms, which are described in this section.

### TA (0xC7) Time Access A Control Register2 WO xxxxxx0

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TASTAT
WR	TA Register							

TA access control emulates a ticket that must be purchased before modifying a critical register. To modify or write into a TA protected register, TA must be accessed in a predefined sequence to obtain the ticket. The ticket is used when an intended modification operation is done to the TA protected register. To obtain the next access a new ticket must be obtained again by performing the same predefined sequence on TA. TA does not limit the read access of the TA protect registers. The TA protected register includes WDCON (0xD8), MCON (0xC6), and ACON (0x9D) registers. The following predefined sequences are required to modify the content of MCON.

MOV TA, #0xAA;

MOV TA, #0x55;

MOV MCON, #0x01;

Once access is granted, there is no time limitation of the access. The access is voided if any operation is performed in TA address. When read, TASTAT indicates whether TA is locked or not (1 indicates "unlock" and 0 indicates "lock").

### TB (0xC9) Time Access B Control Register2 RW (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TBSTAT
WR	TB Register							

TB access control functions are similar to TA control, except the ticket is for multiple uses with a time limit. Once access is granted, the access is open for 256 clock periods and then expires. The software can read TB address to obtain the current TB status. The TB protected registers are marked on the register names and descriptions. To modify registers with TB protection, the following procedure must be performed.

MOV TB, #0xAA

MOV TB, #0x55

This action creates a timed window of 256 SYSCLK periods to allow write access of these TB protected registers. If the above sequence is repeated before the 128 cycles expires, a new 128 cycles is extended. The current 256 cycles can be terminated immediately by writing #0x00 to TB registers, such as

### MOV TB, #0x00

It is recommended to terminate the TB access window once the user's program finishes the modifications of TB protected registers.

Because TA and TB are critical reassurance of the reliable operation of the MCU that prevents accidental hazardous uncontrollable modifications of critical registers, the operation of these two registers should bear extreme cautions. It is strongly advised that these two registers should be turned on only when needed. Both registers use synchronous CPU clock, therefore, it is imperative that any running tasks of TA and TB should be terminated before entering IDLE mode or STOP mode. Both modes turn off the CPU clock. If TA and TB are enabled, they stay enabled until the CPU clock resumes, and thus may create vulnerabilities for critical registers.

Another reliability concern of embedded Flash MCU is that the important content in the Flash can be accidentally erased. This concern is addressed by the content protection in the Flash controller.

### 1.7 Clock Control and Power Management Modes

This section describes the clock control and power-saving modes of the CPU and its integrated peripherals. The settings are controlled by PCON (0x87) and PMR (0xC4) registers. The register description is defined as follows.



PCON	(0x87)	R/W	(0x00)

	7	6	5	4	3	2	1	0	
RD	SMOD0	-	-	-	-	-	-	-	
WR	SMOD0	-	-	-	-	SLEEP	STOP	IDLE	
S	MOD0 LEEP	UART0 Baud Rate Control. This is used to select double baud rate in mode 1, 2 or 3 for UART0 using Timer 1 overflow. This definition is the same as standard 8051. This implementation does not support UART 0 Sleep Mode Control Bit. When this bit and the Stop bit are set to 1, the clock of the CPU a all peripherals are disabled and enter SLEEP mode. The SLEEP mode exits when non- clocked interrupts or resets occur. Upon exiting SLEEP mode, the Sleep bit and Stop bit in PCON is automatically cleared. In terms of power consumption, the following relationship applies: IDLE mode > STOP mode > SLEEP mode. SLEEP mode is the same as STOP mode, except it also turns off the band gap and the regulator. It uses a very low power back-up regulator (< 5uA). When waking up from SLEEP mode, it takes a longer time (< 6 IOSC clock cycles) compared with STOP mode because the regulator requires more time stabilize.							
S	TOP	Stop Mode STOP mod clocked inte automatica	Control Bit. le if the Sleep errupts or res lly cleared.	The clock of t bit is cleared ets. Upon exit	he CPU and a The STOP m ting STOP mo	all peripherals ode can only ode, the Stop I	is disabled ar be terminated bit in PCON is	nd enters I by non-	
IC	DLE	Idle Bit. If the IDLE bit is set, the system goes into IDLE mode. In Idle mode, CPU clock becomes inactive and the CPU and its integrated peripherals such as WDT, T0/T1/T2, and UART0 are reset. But the clocks of external peripherals and CPU like ADC, LIN-capable16550-like EUART1, EUART2, SPI, T3, I <sup>2</sup> C slave and the others are still active. This allows the interrupts generated by these peripherals and external interrupts to wake up the CPU. The exit mechanism of IDLE mode is the same as STOP mode. The Idle bit is automatically cleared upon the exit of the IDLE mode.							
MR (0xC	MR (0xC4) R/W (010xxxxx)								

PMR (0xC4) R/V	V (010xxxxx)
----------------	--------------

	7	6	5	4	3	2	1	0
RD	CD1=0	CD0	SWB	-	-	-	-	-
WR	-	CD0	SWB	-	-	-	-	-
CD1, CD0 Clock Divider Control. These two bits control the entry of PMM CD1=0, full speed operation is in effect. When CD0=1, and CD mode where CPU and its integrated peripherals operate at a clo that in PMM mode, all integrated peripherals such as UART0, L UART2, WDT1, and T0/T1/T2 run at this reduced rate, and thus All external peripherals activities with CPU still operate at full sp						try of PMM me =1, and CD1= erate at a clock s UART0, LIN tte, and thus r ate at full spece	ode. When CI 1, the CPU er k rate divided I-capable 165 nay not functi ed in PMM mo	D0=1, and hters PMM by 257. Note 50-like on properly. ode.
N	OTE:	CD1 is inte	rnally hardwir	ed to 0. The	device does n	ot support PN	IM mode.	
SWB Switch Back Control bit. Setting this bit allows the actions to occur in integrated perip to automatically switch back to normal operation mode.							ed peripherals	
NOTE: PMM mode is not supported.								

### CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected

	7	6	5	4	3	2	1	0
RD		IOSCE	IV[3-0]		-	-	CLKSEL[1]	CLKSEL[0]
WR	IOSCDIV[3-0]				REGRDY[1]	REGRDY[0]	CLKSEL[1]	CLKSEL[0]
	OSCDIV[3-0] IOSC Pre-Divider. Default is IOSC/32.							
		IOSCDIV[3-0]			SYSCI	_K		
		0			IOSC	)		
			1		IOSC/	/2		
			2		IOSC/	/4		
			3		IOSC/6			
			4		IOSC/	/8		



5	IOSC/10
6	IOSC/12
7	IOSC/14
8	IOSC/16
9	IOSC/32
10	IOSC/64
11	IOSC/128
12	IOSC/256
13	IOSC/256
14	IOSC/256
15	IOSC/256

REGRDY[1-0]

Wake up delay time for main regulator stable time from reset or from sleep mode wakeup. Default is the longest delay at 256 SOSC32KHz.

REGRDY[1]	REGRDY[0]	Delay time
0	0	8 SOSC32KHz cycle
0	1	16 SOSC32KHz cycle
1	0	64 SOSC32KHz cycle
1	1	256 SOSC32KHz cycle

CLKSEL[1-0]

**Clock Source Selection** 

These two bits define the clock source of the system clock SYSCLK. The selections are shown in the following table. The default setting after reset is IOSC.

	<u> </u>	0
CLKSEL[1]	CLKSEL[0]	SYSCLK
0	0	IOSC (through divider)
0	1	SOSC32KHz
1	0	IOSC (through divider)
1	1	XCLKIN

### WKMASK (0x9F) R/W (0xFF) Wake-Up Mask Register TB Protected

	7	6	5	4	3	2	1	0
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0

WEINT8	Set this bit to allow INT8 to trigger the wake-up of CPU from STOP modes.
WEINT7	Set this bit to allow INT7 to trigger the wake-up of CPU from STOP modes.
WEINT6	Set this bit to allow INT6 to trigger the wake-up of CPU from STOP modes.
WEINT4	Set this bit to allow INT4 to trigger the wake-up of CPU from STOP modes.
WEINT3	Set this bit to allow INT3 to trigger the wake-up of CPU from STOP modes.
WEINT2	Set this bit to allow INT2 to trigger the wake-up of CPU from STOP modes.
WEPINT1	Set this bit to allow INT1 to trigger the wake-up of CPU from STOP modes.
WEPINT0	Set this bit to allow INT0 to trigger the wake-up of CPU from STOP modes.

WKMASK register defines the wakeup control of the interrupt signals from the STOP/SLEEP mode. The wake-up is performed by these interrupts and is turned on if the internal oscillator is enabled, and then SYSCLK resumes. The interrupt can be set as a level trigger or an edge trigger and the wake-up always is triggered according to the edge trigger. Please note the wake-up control is wired separately from the interrupt logic, and therefore after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP/SLEEP mode. Extra attention should be exerted to the modes of exit and re-entry to ensure proper operation.

Please note that all clocks are stopped in STOP/SLEEP mode, and therefore peripherals requiring clock such as I<sup>2</sup>C slave, EUART1, EUART2, ADC, LVD, and T3/T4 cannot perform the wake-up function. Only external pins and peripherals that do not require a clock can be used for wakeup purposes. The peripherals are LIN Wakeup and



Timer5 with SOSC32kHz.

#### **IDLE Mode**

IDLE mode provides power saving by stopping SYSCLK of CPU and its integrated peripherals while other peripherals are still in operation with SYSCLK. Hence other peripherals can still function normally and generate interrupts that wake up the CPU from IDLE mode. The IDLE mode is enabled by setting IDLE bit to 1.

When the CPU is in idle mode, no processing is possible. All integrated internal peripherals such as T0/T1/T2, EUART1, LIN-capable 16550-like EUART2 and I<sup>2</sup>C Master are inaccessible during IDLE mode. The IDLE mode can be exited by hardware reset through RSTN pin (8 pin CS8975 doesn't have RSTN pin) or by external interrupts as well as the interrupts from external peripherals that are OR-ed with the external interrupts. The triggering external interrupts need to be enabled properly. Upon exiting from IDLE mode, the CPU resumes operation as the clock is turned on. CPU immediately vectors to the interrupt service routine of the corresponding interrupt sources that wake up the CPU. When the interrupt service routine is complete, RETI returns to the program and immediately follows the one that invokes the IDLE mode. Upon returning from IDLE mode to normal mode, the idle bit in PCON is automatically cleared.

#### STOP Mode

STOP mode provides further power reduction by stopping SYSCLK of all circuits. At STOP mode, IOSC oscillator is disabled. STOP mode is entered by setting STOP=1. To achieve minimum power consumption, it is essential to turn off all peripherals with DC current consumption. It is also important that the software switches to the IOSC clock and disables all other clock generators before entering STOP mode. This is critical to ensure a smooth transition when resuming its normal operations. Upon entering STOP mode, the system uses the last edge of IOSC clock to shut down the IOSC clock generator.

Valid interrupt/wakeup event or reset will result in the exit of STOP mode. Upon exit, STOP bit is cleared by hardware and IOSC is resumed. Then CPU resumes the normal operation with previous clock settings. When an interrupt occurs, the CPU immediately vectors to the interrupting service routine of the corresponding interrupt source. When the interrupt service routine is complete, RETI returns to the program immediately to execute the instruction that following the instruction that invokes the STOP mode.

The on-chip 1.5V regulator for core circuits is still enabled along with its reference voltage. As a result, the power consumption due to the regulator and its reference circuit is still at around 100uA to 200uA. The advantage of STOP mode is its immediate resumption of the CPU.

#### SLEEP Mode

SLEEP mode achieves very low standby consumption by putting the on-chip 1.5V regulator in disabled state. An ultra-low power 1.3V backup regulator supplies the internal core circuit and maintains the logic state and SRAM data. The total current drain in SLEEP mode is less than 1uA for typical conditions. Only the backup regulator and the SOSC32KHz circuit are still in operation during SLEEP mode.

The exit of SLEEP mode is the same interrupt/wakeup event as in STOP mode, and in addition the on-chip regulator is enabled after a delay time set by REGRDY (clocked by SOSC32KHz), and SYSCLK is resumed. REGRDY delay is necessary to ensure stable operation of the regulator. A longer delay should be set for a larger decoupling capacitance.

### **Clock Control**

The clock selection is defined by CKSEL register (0x8F). There are three selections from divided IOSC or SOSC32KHz or XCLKIN. The default selection is divided IOSC. Typical power consumption of CPU is 0.15mA/MHZ.

### 1.8 <u>Watchdog Timer</u>

The Watchdog Timer is a 30-bit timer that can be used by a system supervisor or as an event timer. The Watchdog timer can be used to generate an interrupt or to issue a system reset depending on the control settings. This section describes the register related to the operation of Watchdog Timer and its functions. The following diagram shows the structure of the Watchdog Timer. Note WDT1 shares the same clock with the CPU, and thus WDT1 is disabled in IDLE mode or STOP mode. But it runs at a reduced rate in PMM mode.







### WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected for WDT1CLR bit only

	. ,		• •	· /				
	7	6	5	4	3	2	1	0
RD	-	-	-	-	WDT1IF	WDT1RF	WDT1REN	-
WR	-	-	-	-	WDT1IF	WDT2RF	WDT1REN	WDT1CLR
WDT11E WDT1 Interrupt Elag bit. This bit is set when the session expires regardless of whether						whathar a		

WDTTF	WDT1 interrupt is enabled or not. Note the WDT1 interrupt enable control is in EXIE (0xE8) 4 EWDI bit. It must be cleared by software
WDT1RF	WDT1 Reset Flag bit. WDT1RF is cleared by hardware reset including RSTN, POR etc. WDT1BF is set to 1 after a WDT1 reset occurs. It can be cleared by software. WDT1BF
	can be used by software to determine if a WDT1 reset has occurred.
WDT1REN	WDT1 Enable bit. Set this bit to enable the watchdog reset function. The default WDT1
	reset is enabled and WDT1 timeout is set to maximum.
WDT1CLR	Reset the Watchdog timer 1. Writing 1 to WDT1CLR resets the WDT1 timer. WDT1CLR bit
	is not a register and does not noid any value. The clearing action of watchdog timer is
	protected by TA access. In another word, to clear Watchdog timer 1, TA must be unlocked
	and then followed by writing WDT1CLR bit to 1. If TA is still locked, the program can write 1
	into WDT1CLR bit, but it does not reset the Watchdog timer.

### CKCON (0x8E) Clock Control and WDT1 R/W (0xC7)

	7	6	5	4	3	2	1	0			
RD	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-			
WR	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-			
T2CKDCTL Timer 2 Clock Source Division Factor Control Flag. Writing 1 to this bit sets the Timer 2 division factor to 4, the Timer 2 clock frequency equals to CPU clock frequency divided by 4. Setting this bit to 0 (the default power-on value) sets the Timer 2 division factor to 12, and the Timer 2 clock frequency equals to CPU clock frequency divided by 12.											
Т	1CKDCTL	Timer 1 Clock Source Division Factor Control Flag. Writing 1 to this bit sets the Timer 1 division factor to 4, and the Timer 1 clock frequency equals to CPU clock frequency divided by 4. Writing 0 (the default power-on value) to this bit sets the Timer 1 division factor to 12, and the Timer 1 clock frequency equals to CPU clock frequency divided by 12.									
Т	0CKDCTL	Timer 0 Clock Source Division Factor Control Flag. Writing 1 to this bit sets the Timer 0 division factor to 4, and the Timer 0 clock frequency equals to CPU clock frequency divided by 4. Writing 0 (the default power-on value) to this bit sets the Timer 0 division factor equals to 12, and the Timer 0 clock frequency equals to CPU clock frequency divided by 12									
W	/D[2-0]	This registe is <u>shown a</u>	er controls the s follows and	e time out valu the default is	ue of WDT1 as set to maximu	s the following um value:	g table. The t	ime out value			
		WD2	WD1	WD0	Time C	Out Value					
		0	0	0	13	1072					
		0	0	1	104	8576					
		0	1	0	838	8608					



0	1	1	67108864
1	0	0	134217728
1	0	1	268435456
1	1	0	536870912
1	1	1	1073741824

A second 16-bit Watchdog Timer (WDT2) clocked by the independent nonstop SOSC32KHz is included. WDT2 can be used to generate interrupt/wakeup timing from STOP/SLEEP mode, or generate software reset.

#### WDT2CF (0xA0D8h) Watchdog Timer 2 Configure Registers R/W (0xA7) TB Protected

	7	6	5	4	3	2	1	0	
RD	-	WDT2REN	WDT2RF	WDT2IEN		WDT2CS[2-0	]	WDT2IF	
WR	WDT2CLR	WDT2REN	WDT2RF	WDT2IEN		WDT2CS[2-0	]	WDT2IF	
N	WDT2CLR WDT2 Counter Clear								
		Writing "1" to	WDT2CLR	clears the WD	T2 count to 0	. It is self-clea	ared by hardw	are.	
W	DT2REN	WDT2 Reset	t Enable						
۱۸		WDT2 Roso	1 configures	WD12 to perio	orm software	reset.			
¥ 4	ΙΟΙζηι	WDT2 Reserved	eet to "1" afte	a WDT2 res	et occurs. Th	is must be cle	eared by softw	are hv	
		writing "0".			51 000010			arc by	
N	VDT2IEN	WDT2 Interr	upt Enable						
		WDT2IEN=1	enables WD	)T2 interrupt.					
W	VDT2CS[2-0]	WDT2 Clock	Scaling		1	· · · · · · · · · · · · · · · · · · ·		1	
		WDT2CS	\$[2-0] Clo	ock SOSC32K	Hz Divider	WDT2	Period	4	
		000		2^8		8 m	ISEC	4	
		001		2^8		8 m	ISEC	4	
		010		2^8		8 m	ISEC		
		011		2^8		8 m	ISEC		
		100		2^12		128 ו	msec		
		101		2^13		256 ו	msec	4	
		110		2^14		512 ו	msec	4	
		111		2^15		1024	msec		
W	√DT2IF	WDT2 Interr	upt Flag		<u> </u>	,			
		WDT2I⊢ is s "o"	et to "1" atter	a WDT2 inter	rupt. This mu	ust be cleared	by software b	y writing	
Р	lease note the	v . Iongest effecti	ve time WDT	2 can be set is	e annroximate	v 18 hours.			
WDT2L ((	0xA0D9h) Wa	tchdog Timer	2 Time Out '	Value Low By	te RW (0xFF	TB Protecte	he		
	7	6	5	4	3	2	1	0	
BD		Ŭ	Ŭ	WDT2CI	UTI7-01			Ŭ	

### WDT2H (0xA0DAh) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected

	7	6	5	4	3	2	1	0			
RD		WDT2CNT[15-8]									
WR		WDT2[15-8]									

WDT2[7-0]

WDT2L and WDT2H hold the time out value for watchdog timer 2. When the counter reaches WDT2 time out value, an interrupt or a reset is generated. Reading this register returns the current count value.

A third Watchdog Timer (WDT3) is also included for further enhancement of fault recovery. WDT3 cannot be disabled in normal mode. It can be disabled only in SLEEP mode if SLEEPDIS[2-0] = 3'b101. WDT3 is 4 times slower than WDT2, and is also set by WDT2CS[2-0].

WDT2CS[2-0]	Clock SOSC32KHz Divider	WDT3 Period
000	2^8	8 msec

WR



001	2^8	8 msec
010	2^8	8 msec
011	2^8	8 msec
100	2^12	128 msec
101	2^13	256 msec
110	2^14	512 msec
111	2^15	1024 msec

Therefore, the longest time of WDT3 is about 4 second times 2<sup>16</sup> equaling approximately 72 hours.

### WDT3CF (0xA0DBh) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected

	7	6	5	4	3	2	1	0
RD	-	SLEEPDIS[2-0]					WDT3RF	
WR	WDT3CLR	9	SLEEPDIS[2-0	]		-		WDT3RF

WDT3CLR WDT3 Counter Clear

Writing "1" to WDT3CLR clears the WDT3 count to 0. It is self-cleared by hardware.

SLEEPDIS[2-0] Stop WDT3 increment in STOP/SLEEP mode.

SLEEPDIS[2-0]=3b'101 stops WDT3 in STOP/SLEEP mode.

### Note: This function has been removed.

WDT3RF WDT3 Reset Flag

WDT3RF is set to "1" after a WDT3 reset occurs. This must be cleared by software by writing "0".

### WDT3L (0xA0DCh) Watchdog Timer 3 Time Out Value Low Byte RO R/W (0xFF) TB Protected

	7	6	5	4	3	2	1	0	
RD		WDT3CNT[7-0]							
WR	WDT3[7-0]								

### WDT3H (0xA0DDh) Watchdog Timer 3 Time Out Value High Byte RO R/W (0x0F) TB Protected

	7 6 5 4 3 2 1 0							
RD	WDT3CNT[15-8]							
WR	WDT3[15-8]							

WDT3L and WDT3H hold the time out value for watchdog timer 3. When the counter reaches WDT3 time out value, a reset is generated. Reading this register returns the current count value.

### 1.9 System Timers – T0 and T1

The CPU contains three 16-bit timers/counters, Timer 0, Timer 1 and Timer 2. In timer mode, Timer 0, Timer 1 registers are incremented every 12 SYSCLK period when the appropriate timer is enabled. In timer mode, Timer 2 registers are incremented every 12 or 2 SYSCLK period (depending on the operating mode). In counter mode, the timer registers are incremented every falling edge on their corresponding inputs: T0, T1, and T2. These inputs are read every SYSCLK period.

Timer 0 and Timer 1 are fully compatible with the standard 8051. Timers 0 and 1 are controlled by TCON (0x88) and TMOD (0x89) registers while each timer consists of two 8-bit registers TH0 (0x8C), TL0 (0x8A), TH1 (0x8D), TL1 (0x8B).

### TCON (0x88) R/W (0x00)

	7	6	<u>6 5 4 3 2 1</u>							
RD	TF1	TR1 TF0 TR0 PINT1F -						-		
WR	-	TR1 - TR0 PINT1F - PINT0F								
T T T P	F1 R1 F0 R0 INT1F	Timer 1 Int Timer 1 Ru Timer 0 Int Timer 0 Ru Pin INT1 Ir routine.	errupt Flag bi In Control bit. errupt Flag. T In Control bit. Iterrupt Flag b	t. TF1 is clear Set to enable F0 is cleared Set to enable pit. PINT1F is	ed by hardwa Timer 1. by hardware v Timer 0. cleared by ha	re when enter when entering rdware when	ing the interru the interrupt entering the in	upt routine. routine. nterrupt		



PINT0F

Pin INT0 Interrupt Flag bit. PINT0F is cleared by hardware when entering the interrupt routine.

### TMOD (0x89h) Timer 0 and 1 Mode Control Register R/W (0x00)

	7	6		5	4	3	2	1	0
RD	GATE1	CT1	Т	1M1	T1M0	GATE0	CT0	T0M1	T0M0
WR	GATE1	CT1	Т	1M1	T1M0	GATE0	CT0	T0M1	T0M0
G C T T G C T T T	ATE1 CT1 1M1 1M0 ATE0 CT0 0M1 0M0	Timer 1 G Counter of to use inte Timer 1 M Timer 1 M Timer 0 G Counter of to use inte Timer 0 M Timer 0 M	ate Co r Time ode S ode S ate Co r Time ernal c ode S ode S	ontrol bit r Mode s lock. elect bit. elect bit. ontrol bit. r Mode s lock. elect bit. elect bit.	Set to enabl Select bit. Set Set to enab Select bit. Set	e external T1 CT1 to use e e external T0 CT0 to use e	to function as xternal T1 as to function as xternal T0 as	gate control the clock sour gate control the clock sour	of the counter. rce. Clear CT1 of the counter. rce. Clear CT0
		M1	M0	Mode		М	ode Descriptio	ons	
		0	0	0	TL functions counter/time	s as a 5-bit pr er. They form	e-scaler and 7 a 13-bit opera	TH functions a ation.	ıs an 8-bit
		0	1	1	TH and TL	are cascaded	to form a 16-	bit counter/tim	ier.
		1	0	2	TL function: TH.	s as an 8-bit c	ounter/timer a	and is auto-rel	oaded from
		1	1	3	TL functions timer, which configured used when	s as an 8-bit c n is controlled in Mode 3. Wh its interrupt is	ounter/timer. by GATE1. O nen this happe not required.	TH functions a only Timer 0 ca ens, Timer 1 c	as an 8-bit an be :an only be

### Mode 0

In this mode, TL functions as a 5-bit pre-scaler and TH functions as an 8-bit counter/timer Both form a 13-bit counter/timer. The Mode 0 operation is shown in the following diagram.



### Mode 1

Mode 1 operates the similar way as Mode 0 does, except TL is configured as 8-bit and thus forming a 16-bit counter/timer. This is shown in the following diagram.



### Mode 2

Mode 2 configures the timer as an 8-bit re-loadable counter. The counter is TL while TH stores the reload data. The reload occurs when TL overflows. The operation is shown in the following diagram:



### Mode 3

Mode 3 is a special mode for Timer 0 only. In this mode, Timer 0 is configured as two separate 8-bit counters. TL uses the control and interrupt flags of Timer 0, whereas TH uses control and interrupt flag of Timer 1. Since Timer 1's control and flag are occupied, Timer 2 can only be used for counting purposes such as Baud rate generator while Timer 0 is in Mode 3. The operation flow of Mode 3 is shown in the following diagram.



### TL0 (0x8Ah) Timer 0 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TL0[7-0]							
WR	TL0[7-0]							

### TH0 (0x8Ch) Timer 0 High Byte Register 0 R/W (x00)

		7	6	5	4	3	2	1	0
--	--	---	---	---	---	---	---	---	---

LUMISSIL MICROSYSTEM



٦

### IS32CS8975

RD	TH0[7-0]
WR	TH0[7-0]

### TL1 (0x8Bh) Timer 1 Low Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0
RD				TL1	[7-0]			
WR				TL1	[7-0]			

### TH1 (0x8Dh) Timer 1 High Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0
RD		TH1[7-0]						
WR		TH1[7-0]						

### 1.10 System Timer – T2

Timer 2 is fully compatible with the standard 8052 timer 2. Timer 2 can be used as the re-loadable counter, capture timer, or baud rate generator. Timer 2 uses five SFR as counter registers, capture registers and a control register.

	/	6	5	4	3	2	1	0				
RD	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2				
WR	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2				
Т	F2	Timer 2 Int	errupt Flag bi	t.								
		TF2 must be cleared by software. TF2 is not set when RCLK or TCLK is set (It means Timer										
		2 is used a										
E	XF2	T2EX Falli	EX Falling Edge Flag bit.									
		This bit is	set when T2	EX has a fal	ling edge whe	en EXEN2=1.	EXF2 must	be cleared by				
П		sonware.	laak Exable b									
R	GLK		lock Enable b	l. Advad by Tim	or 0 overflow							
		1 – UARTO receiver is clocked by Timer 2 overflow pulses.										
т		U = UAH IC	Transmit Clock Enable bit.									
	OLIX		) transmitter is	n. clocked by T	Timer 2 overflo	w nuleae						
		0 = 11 ABT0 transmitter is clocked by Timer 2 overflow pulses.										
E	XEN2	T2EX Function Enable bit.										
_		1 – Allows capture or reload as T2EX falling edge appears.										
		0 – Ignore T2EX events.										
Т	R2	Start/Stop	Timer 2 Conti	ol bit.								
		1 – Start	1 – Start									
		0 – Stop										
С	T2	Timer 2 Timer/Counter Mode Select bit.										
		1 – External event counter uses T2 pin as the clock source.										
		0 – Interna	0 – Internal clock timer mode									
CPRL2 Capture/Reload Select bit.												
1 – Use T2EX pin falling edge for capture												
		0 – Automa	atic reload on	Timer 2 over	flow or falling	edge of T2EX	(when EXEN	12=1). If RCLK				
		or ICLK is	set (Timer 2)	s used as a b	aud rate gene	rator), this bit	is ignored and	an automatic				
		reioad is to	prcea on Time	r 2 overtiows.								

T2CON (	(0xC8h)	Timer 2 Co	ontrol and	Configuration	Register	R/W	$(0 \mathbf{x} 0 0)$
				ooningaration	10910101		

Note: This implementation does not support UART0

Timer 2 can be configured for three modes of operations – Auto-reload Counter, Capture Timer, and Baud Rate Generator. These modes are defined by RCLK, TCLK, CPRL2 and TR2 bits of T2CON registers. The definition is illustrated in the following table:



RCLK or TCLK	CPRL2	TR2	Mode Descriptions
0	0	1	16-bit Auto-reload Counter mode. Timer 2 overflow sets the TF2 interrupt flag and TH2/TL2 is reloaded with RLDH/RLHL register.
0	1	1	16-bit Capture Timer mode. Timer 2's overflow sets TF2 interrupt flag. When EXEN2=1, TH2/TL2 content is captured into RLDH/RLDL when T2EX falling edge occurs.
1	Х	1	Baud Rate Generator mode. Timer 2's overflow is used for configuring UART0.
Х	Х	0	Timer 2 is stopped.

The block diagram of the Timer 2 operating in Auto-reload Counter and Capture Timer modes are shown in the following diagram. Please note External T2 and External T2EX are tied together in this product.



The block diagram of the Timer 2 operating in Baud Rate Generator is shown in the following diagram:



### TL2 (0xCCh) Timer 2 Low Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TL2[7-0]								
WR	TL2[7-0]								

### TH2 (0xCDh) Timer 2 High Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TH2[7-0]								
WR	TH2[7-0]								

### RLDL (0xCAh) Timer 2 reload Low Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RLDL[7-0]							



WR

RLDL[7-0]

### RLDH (0xCBh) Timer 2 reload High Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		RLDH[7-0]							
WR	RLDH[7-0]								



### 1.11 System Timer – T3 and T4

Both Timer 3 and Timer 4 are simple 16-Bit reload timers or free-run counters and are clocked by the system clock. The block diagram is shown below.



### T34CON (0xCFh) Timer 3 and Timer 4 Control and Status Register R/W (0000000)

	7	6	5	4	3	2	1	0	
RD	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN	
WR	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN	
TF4 TM4		Timer 4 Overflow Interrupt Flag bit. TF4 is set by hardware when overflow condition occurs. TF4 must be cleared by software. Timer 4 Mode Control bit. TM4 = 1 set timer 4 as auto reload, and TM4=0 set timer 4 as free							
Ŧ									
т. Т.	R4 4IEN	Timer 4 Run Control bit. Set to enable Timer 4, and clear to stop Timer 4.							
		T4IEN=0 d T4IEN=1 e	isable the Tin	ner 4 overflow ner 4 overflow	interrupt.				

### TF3 Timer 3 Overflow Interrupt Flag bit.

- TF3 is set by hardware when overflow condition occurs. TF3 must be cleared by software.
- TM3 Timer 3 Mode Control bit. TM3 = 1 sets timer 3 as auto reload, and TM3=0 sets timer 3 as free run.
- TR3 Timer 3 Run Control bit. Set to enable Timer 3, and clear to stop Timer 3.
- T3IEN Timer 3 Interrupt Enable bit.
  - T3IEN=0 disable Timer 3 overflow interrupt.
  - T3IEN=1 enable Timer 3 overflow interrupt.

### TL3 (0xAEh) Timer 3 Low Byte Register 0 R/W 00000000

	7	6	5	4	3	2	1	0		
RD		T3[7-0]								
WR		T3[7-0]								

### TH3 (0xAFh) Timer 3 High Byte Register 0 R/W 00000000

	7	6	5	4	3	2	1	0	
RD	T3[15-8]								
WR	T3[15-8]								

### TL4 (0xACh) Timer 4 Low Byte Register 0 R/W 00000000

	7	6	5	4	3	2	1	0		
RD		T4[7-0]								
WR	T4[7-0]									



### TH4 (0xADh) Timer 4 High Byte Register 0 R/W 00000000

	,										
	7	6	5	4	3	2	1	0			
RD	T4[15-8]										
WR	T4[15-8]										

T3[15-0] and T4[15-0] function differently for read or write operation. When set in auto-reload mode, its reload value register is written, and in free-run mode, the counter value is written immediately. When read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte then the low byte.

### 1.12 System Timer – T5

T5 is a 24-Bit simple timer. It can select four different clock sources and can be used for extended sleep mode wakeup. The clock sources include IOSC, XOSC, RTC and SOSC32KHz. T5 can be configured either as free-run mode or auto-reload mode. Timer 5 does not depend on the SYSCLK, and therefore it continues to count under STOP or SLEEP mode if the clock source is present. The following diagram shows the block diagram of Timer 5.



### T5CON (0xA068h) Timer 5 Control and Status Register R/W (0000000)

•	,			3	, ,			
	7	6	5	4	3	2	1	0
RD	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN
WR	TF5	T5SEL[1] T5SEL[0] TM5 TR5 T						
T T	F5 5SEL[1-0]	Timer 5 Ov TF5 is set 1 Timer 5 Cla T5SEL[1-0 T5SEL[1-0 T5SEL[1-0	rerflow Interru by hardware v bck Selection ] = 00, IOSC ] = 01, IOSC ] = 10, SOSC ] = 11, SOSC	pt Flag bit vhen overflow bits 32KHz 32KHz	v condition oc	curs. TF5 mu	st be cleared	by software.
T	M5	Timer 5 Mo run.	de Control bi	t. TM5=1 sets	s timer 5 as au	ito reload, and	d TM5=0 sets	timer 5 as free
TR5Timer 5 Run Control bit. Set to enable Timer 5, and clear to stop Timer 5.T5IENTimer 5 Interrupt Enable bit.T5IEN=0 disable the Timer 5 overflow interrupt.T5IEN=1 enable the Timer 5 overflow interrupt.							Timer 5.	

### TL5 (0xA069) Timer5 Low Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	T5[7-0]								
WR	T5[7-0]								

### TH5 (0xA06A) Timer5 Medium Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	T5[15-8]								
WR	T5[15-8]]								



### TT5 (0xA06B) Timer5 High Byte Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	T5[23-16]							
WR	T5[23-16]							

T5[23-0] functions differently for read or write operation. When set in auto-reload mode, its reload value register is written; and in free-run mode, the counter value is written immediately. When read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

### 1.13 Multiplication and Division Unit (MDU)

MDU provides acceleration on unsigned integer operations of 16-bit multiplications, 32-bit division, shifting and normalizing operations. The following table shows the execution characteristics of these operations. The MDU does not contain the operation completion status flag. Therefore, the most efficient utilization of MDU uses NOP delay for the required clock time of the MDU operation types. The number of clock cycles required for each operation is shown in the following table and it is counted from the last write of the writing sequence.

Operations	Result	Reminder	# of Clock Cycle
32-bit division by 16-bit	32-bit	16-bit	17
16-bit division by 16-bit	16-bit	16-bit	9
16-bit multiplication by 16-bit	32-bit	-	10
32-bit normalization	-	-	3 – 20
32-bit shift left/right	-	-	3 – 18

The MDU is accessed through MD0 to MD5 that contains the operands and the results, and the operation is controlled by ARCON register.

### ARCON (0xFF) MDU Control R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0	
WR	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0	
MDEF MDU Error Flag bit. Set by hardware to indicate MDx being written before the p operation completes. MDEF is automatically cleared after reading ARCON. MDU Overflow Flag bit. MDOV is set by hardware if dividend is zero or the resu multiplication is greater than 0x0000EEEEb							orevious ult of		
S	SLR	Shift Direction Control bit. SLR = 1 indicates a shift to the right and SLR =0 indicates a shif to the left.							
SC4-0 Shift Count Control and Result bit. If SC0-4 is written with 00000, the normalization operation performed by MDU. When the normalization is completed, SC4-0 contain number of shift performed in the normalization. If SC4-0 is written with a non-zero shift operation is performed by MDU with the number of shift specified by SC4-0 values of the second statement							ation ntains the ero value, the -0 value.		

### MD0 (0xF9) MDU Data Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		MD0[7-0]								
WR	MD0[7-0]									

### MD1 (0xFA) MDU Data Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	MD1[7-0]								
WR	MD1[7-0]								





MD2 (0xFB) MDU Data Register 2 B/W (0x00)

	B) IIIBO Butt							
	7	6	5	4	3	2	1	0
RD				MD2	[7-0]			
WR				MD2	[7-0]			
D3 (0xF	C) MDU Data	Register 3 F	R/W (0x00)					
	7	6	5	4	3	2	1	0
RD				MD3	[7-0]			
WR				MD3	[7-0]			
D4 (0xF	D) MDU Data	Register 4 I	R/W (0x00)					
	7	6	5	4	3	2	1	0
RD			I	MD4	[7-0]	•		
WR				MD4	[7-0]			
D5 (0xF	E) MDU Data	Register 5 F	R/W (0x00)					
	7	6	5	4	3	2	1	0
			•	1			•	

MDU operation consists of three phases.

1. Load MD0 to MD5 data registers in an appropriate order depending on the operation.

2. Execution of the operations

WR

3. Read result from MD0 to MD5 registers.

The following list shows the MDU read and write sequences. Each operation has its unique writing sequence and reading sequence of MD0 to MD5 registers, and therefore a precise access sequence is required.

MD5[7-0]

### Division – 32-bit divide by 16-bit or 16-bit divide by 16-bit

Follow the following write-sequence. The first write of MD0 resets the MDU and initiates the MDU error flag mechanism. The last write will result in the calculation of MDU.

Write MD0 with Dividend LSB byte

Write MD1 with Dividend LSB+1 byte

Write MD2 with Dividend LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Write MD3 with Dividend MSB byte (ignore this step for 16-bit divide by 16-bit)

Write MD4 with Divisor LSB byte

Write MD5 with Divisor MSB byte

Then follow the following read-sequence. The last read prompts MDU for the next operations.

Read MD0 with Quotient LSB byte

Read MD1 with Quotient LSB+1 byte

Read MD2 with Quotient LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Read MD3 with Quotient MSB byte (ignore this step for 16-bit divide by 16-bit)

Read MD4 with Remainder LSB byte

Read MD5 with Remainder MSB byte

Read ARCON to determine error or overflow condition

Please note if the sequence is violated, the calculation may be interrupted and result in errors.

### Multiplication - 16-bit multiply by 16-bit

Follow the following write sequence.

Write MD0 with Multiplicand LSB byte Write MD4 with Multiplier LSB byte Write MD1 with Multiplicand MSB byte



Write MD5 with Multiplier MSB byte

Then follow the following read sequence.

Read MD0 with Product LSB byte

Read MD1 with Product LSB+1 byte

Read MD2 with Product LSB+2 byte

Read MD3 with Product MSB byte

Read ARCON to determine error or overflow condition

### Normalization – 32-bit

Normalization is obtained with integer variables stored in MD0 to MD3. After normalization, all leading zeroes are removed by shift left operations. To start the normalization operation, SC4-0 in ARCON is first written with 00000. After completion of the normalization, SC4-0 is updated with the number of leading zeroes and the normalized result is restored on MD0 to MD3. The number of the shift of the normalization can be used as exponents. The following write sequence should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte Write MD1 with Operand LSB+1 byte Write MD2 with Operand LSB+2 byte Write MD3 with Operand MSB byte Write ARCON with SC4-0 = 00000

Then follow the following read sequence.

Read MD0 with Result LSB byte Read MD1 with Result LSB+1 byte Read MD2 with Result LSB+2 byte Read MD3 with Result MSB byte Read SC[4-0] from ARCON for normalization count or error flag

### Shift – 32-bit

Shift is done with integer variables stored in MD0 to MD3. To start the shift operation, SC4-0 in ARCON is first written with shift count and SLR with shift direction. After completion of the Shift, the result is stored back to MD0 to MD3. The following write sequence should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte

Write MD1 with Operand LSB+1 byte

Write MD2 with Operand LSB+2 byte

Write MD3 with Operand MSB byte

Write ARCON with SC4-0 = Shift count and SLR with shift direction

Then follow the following read sequence.

Read MD0 with Result LSB byte Read MD1 with Result LSB+1 byte Read MD2 with Result LSB+2 byte Read MD3 with Result MSB byte

Read ARCON's for error flag

### **MDU Flag**

The error flag (MDEF) of MDU indicates improperly performed operations. The error mechanism starts at the first MD0 write and finishes with the last read of MD result register. MDEF is set if current operation is interrupted or restarted by improper write of MD register before the operation completes. MDEF is cleared if the operations and proper write/read sequences successfully complete. The overflow flag (MDOV) of MDU indicates an error of operations. MDOV is set if

The divisor is zero

Multiplication overflows

Normalization operation is performed on already normalized variables (Check if MD3 register bit 7 =1)

### 1.14 I<sup>2</sup>C Master

The I<sup>2</sup>C master controller provides the interface to I<sup>2</sup>C slave devices. It can be programmed to operate with arbitration and clock synchronization to allow it to operate in multi-master configurations. The master uses SCL and



SDA pins. The controller contains a built-in 8-bit timer to allow various I<sup>2</sup>C bus speeds. The maximum I<sup>2</sup>C bus speed is limited to SYSCLK/12.

### I2CMTP (0xF7h) I<sup>2</sup>C Master Time Period R/W (x00)

	7	6	5	4	3	2	1	0	
RD		I2CMTP[7-0]							
WR	I2CMTP[7-0]								

This register sets the frequency of I<sup>2</sup>C bus clock. If I2CMTP[7-0] is equal to or larger than 0x01, then SCL\_FREQ = SYSCLK\_FREQ/8/(1 + I2CMTP). If I2CMTP[7-0] = 0x00, SCL\_FREQ = SYSCLK\_FREQ /12.

### I2CMSA (0xF4) I<sup>2</sup>C Master Slave Address R/W (0x00)

	7	6	5	4	3	2	1	0
RD	SA[6-0]							RS
WR	SA[6-0] RS							RS

SA[6-0] RS

Slave Address. SA[6-0] defines the slave address which the I<sup>2</sup>C master uses to communicate. Receive/Send Bit. RS determines if the following operation is to RECEIVE (RS=1) or SEND (RS=0).

### I2CMBUF (0xF6) I<sup>2</sup>C Master Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		RD[7-0]							
WR	TD[7-0]								

I2CMBUF functions as a transmit-data register for write and as a receive-data register for read. When written, TD is sent to the bus by the next SEND or BURST SEND operations. TD[7] is sent first. When read, RD contains the 8-bit data received from the bus upon the last RECEIVE or BURST RECEIVE operation.

### I2CMCR (0xF5) I<sup>2</sup>C Master Control and Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	BUSBUSY	IDLE	ARBLOST	DATANACK	ADDRNACK	ERROR	BUSY
WR	CLEAR	INFILEN	-	HS	ACK	STOP	START	RUN

The I2CMCR register can be written to set control and read back for status.

CLEAR Reset I2C Master State Machine

	Set CLEAR=1 will reset the state machine. CLEAR is self-cleared when reset is completed.
INFILEN	Input Noise Filter Enable. When IFILEN is set, pulses shorter than 50 nsec on inputs of SDA and SCL are filtered out.
IDLE	This bit indicates that I <sup>2</sup> C master is in the IDLE mode.
BUSY	This bit indicates that I <sup>2</sup> C master is receiving or transmitting data, and other status bits are not valid.
BUSBUSY	This bit indicates that the external I <sup>2</sup> C bus is busy and access to the bus is not possible. This bit is set/reset by START and STOP conditions.
ERROR	This bit indicates that an error occurs in the last operation. The errors include slave address was not acknowledged, or transmitted data is not acknowledged, or the master controller loses arbitration.
ADDRNACK	This bit is automatically set when the last transmitted slave address is not acknowledged.
DATANACK	This bit is automatically set when the last transmitted data is not acknowledged.
ARBLOST	This bit is automatically set when the last operation of I <sup>2</sup> C master controller loses the bus arbitration.
	····· ··· · · · · · · · · · · · · · ·

START, STOP, RUN and HS, RS, ACK bits are used to drive I<sup>2</sup>C Master to initiate and terminate a transaction. The Start bit generates START, or REPEAT START protocol. The Stop bit determines if the cycle stops at the end of the data cycle or continues to burst. To generate a single read cycle, the designated address is written in SA, and RS is set to 1. ACK=0, STOP=1, START=1, and RUN=1 are set in I2CMCR to perform the operation and then STOP. When the operation is completed (or aborted due to errors), I<sup>2</sup>C master generates an interrupt. The ACK bit must be set to 1. This causes the controller to send an ACK automatically after each byte transaction. The ACK bit must be reset when set to 0 when the master operates in receive mode and does not receive further data from the slave devices.

The following table lists the permitted control bits combinations in master IDLE mode.



	HS	RS	ACK	STOP	START	RUN	OPERATIONS
	0	0	-	0	1	1	START condition followed by SEND. Master remains
	0	0	-	1	1	1	START condition followed by SEND and STOP
	0	1	0	0	1	1	START condition followed by RECEIVE operation with
	0	4	0	4		- 1	negative ACK. Master remains in RECEIVER mode.
	0	1	0	I		1	START condition followed by RECEIVE and STOP.
	0	1	1	0	1	1	remains in receive mode.
	0	1	1	1	1	1	Illegal command
	1	0	0	0	0	1	Master Code sending and switching to HS mode
Tł	ne follo	owing t	able lists	the permi	tted contro	l bits cor	nbinations in master TRANSMITTER mode.
	HS	RS	ACK	STOP	START	RUN	OPERATIONS
	0	-	-	0	0	1	SEND operation. Master remains in TRANSMITTER mode.
	0	-	-	1	0	0	STOP condition
	0	-	-	1	0	1	SEND followed by STOP condition
	0	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode.
İ	0	1	-	1	1	1	REPEAT START condition followed by SEND and STOP condition
							REPEAT START condition followed by RECEIVE
	0	1	0	0	1	1	operation with negative ACK. Master remains in TRANSMITTER mode.
	0	1	0	1	1	1	REPEAT START condition followed by SEND and STOP condition
	0	1	1	0	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode.
	0	1	1	1	1	1	Illegal command
Tł	ne follo	owing t	able lists	the permi	tted contro	l bits cor	nbinations in master RECEIVER mode.
ĺ	HS	RS	ACK	STOP	START	RUN	OPERATIONS
	0	-	0	0	0	1	RECEIVE operation with negative ACK. Master
	0	-	-	1	0	0	STOP condition
	0	-	0	1	0	1	RECEIVE followed by STOP condition
	0	-	1	0	0	1	RECEIVE operation. Master remains in RECEIVER
	0	-	1	1	0	1	Illegal command
	-				-		REPEAT START condition followed by RECEIVE
	0	1	0	0	1	1	operation with negative ACK. Master remains in RECEIVER mode.
	0	1	0	1	1	1	REPEAT START condition followed by RECEIVE and STOP conditions
	0	1	0	1	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode.
	0	0	-	0	1	1	REPEAT START condition followed by SEND. Master
	0	0	-	1	1	1	REPEAT START condition followed by SEND and STOP conditions

All other control-bit combinations not included in the above three tables are NOP. In Master RECEIVER mode, STOP should be generated only after data negative ACK is executed by Master or address negative ACK is executed by slave. Negative ACK means SDA is pulled low when the acknowledge clock pulse is generated.



|--|

	7	6	5	4	3	2	1	0		
RD	I2CMTOF	I2CMTO[6-0]								
WR	<b>I2CMTOEN</b>	I2CMTO[6-0]								
12 12 12	2CMTOEN 2CMTOF 2CMTO[6-0]	I2CM Time Out Enable I2CM Time Out Flag This bit is set when a time out occurs. It is cleared when I2CM CLEAR command is issued. I2CM Time Out Setting The TO time is set to (I2CMTO[6-0]+1)*2*BT. When a time out occurs, an I2CM interrupt will be generated.								

### 1.15 Checksum/CRC Accelerator

To enhance the performance, a hardware Checksum/CRC Accelerator is included and closely coupled with CPU. This provides most used checksum and CRC operation for 8/16/24/32-bit data width. For 8-bit data, one SYSCLK cycle is used, two SYSCLK cycles for 16-bit data, and four SYSCLK cycles for 32-bit.

### CCCFG (0xA078h) Checksum/CRC Accelerator Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	DWIDT	H[1-0]	REVERSE	NOCARRY	SEED	-	-	BUSY				
WR	DWIDT	H[1-0]	REVERSE	NOCARRY	SEED	CRCMODE[2-0]						
D	WIDTH[1-0]	Data Input Width										
		00 – set input as 8-bit wide										
			01 – set input as 16-bit wide									
		10 – set the input as 24-bit wide										
_			11 – set the input as 32-bit wide									
R	EVERSE	Reverse of input MSB/LSB Sequence										
			REVERSE=0 is for LSB first operations.									
		REVERSE=1 IS 101 INSB TITST Operation.										
		REVERSE 1 then CCDATA[0] holds MSB and CCDATA[31] holds LSB										
		REVERSE=0 does not affect output result and SEED ordering i.e., CCDATA[31] always										
		holds MSB	holds MSB, CCDATA[0] always holds LSB.									
		The followi	ng table show	s the MSB/LSE	3 relationship							
		DWIDTH	REVERSE=0			REVERSE=1						
		0	CRCIN[7-0] = CCDATA[7-0]			CRCIN[7-0] = CCDATA[0-7]						
		1	CRCIN[15-0] = CCDATA[15-0]			CRCIN[15-0] = CCDATA[0-15]						
		2	CRCIN[23-0] = CCDATA[23-0]			CRCIN[23-0] = CCDATA[0-23]						
		3	CRCIN[31-0] = CCDATA[31-0]			CRCIN[31-0] = CCDATA[0-31]						
NOCARRY		Carry Settir	Carry Setting for Checksum									
		NOCARRY=0 use previous carry result for new result.										
		NOCARRY=1 discards previous carry result										
SEED		Seed Entry										
		SEED=1 while the result into CODATA to become SEED value SEED=0 for normal data inputs										
		Please note, the MSB/LSB ordering of SEED entry from CCDATA is not affected by										
		REVERSE.										
С	RCMODE[2-0	Defines CRC/Checksum Mode										
		000 – Accelerator is disabled and clock gated is off										
		001 – 8-bit Checksum										
		010 – 32-bit Checksum										
		011 – CRC-16 (IBM 0x8005)										
		X16+X15+X2+1										
		100 - 0K0 - 16 (0011 + 00021) V16 - V12 - V5 - 1										
		ΛΙ0+ΛΙ2+Λ0+Ι 101 - CPC 22 (ΔΝΕΙ 202 2 0/10/C11DP7)										
101 – CRC-32 (ANSI 802.3 0x104C11DB7)												




#### X32+X26+C23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X1+1

110 – Reserved

111 – CRC and Checksum Clear

The first step for the programmer is to set the CRCMODE[2-0] for the Checksum or CRC operation and then write "111" to CRCMODE[2-0] to reset the Checksum/CRC states and restore the default seed value (for checksum, seed value=0x00 or 0x00000000, for CRC seed value = 0xFFFF or 0xFFFFFFF).

#### BUSY CRC Status

BUSY=1 indicates the results is not yet completed. Since only up to four cycles are used to calculate the Checksum or CRC, there is no need to check BUSY status before the next data entry and read the results.

CCDATA registers are the data I/O port for Checksum/CRC Accelerator. For 8-bit data width only, CCDATA[7-0] should be used. For data width wider than 8-bit, high byte should always be written first. Writing the low byte (CCDATA0) completes the data entry and starts the calculations. When SEED=1, the data been written save to CRC seed value. The SEED value entry bit ordering is not affected by REVERSE setting. The result of accelerator can be directly read out from CCDATA registers and are not affected by REVERSE setting.

#### CCDATA0 (0xA07Ch) Checksum/CRC Data Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	CCDATA[7-0]									
WR	CCDATA[7-0]									

#### CCDATA1 (0xA07Dh) Checksum/CRC Data Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		CCDATA[15-0]								
WR		CCDATA[15-0]								

#### CCDATA2 (0xA07Eh) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		CCDATA[23-16]									
WR		CCDATA[23-16]									

#### CCDATA3 (0xA07Fh) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	CCDATA[31-24]								
WR	CCDATA[31-24]								

#### 1.16 Break Point and Debug Controller

The CPU core also includes a Break Point Controller for software debugging purposes and handling exceptions. Program Counter break point is triggered at PC address matching, and there are seven PC matching settings available. Single Step break point triggers at interaction return from an interrupt routine.

Upon the matching of break point conditions, the Break Point Controller issues a BKP Interrupt for handling the break point. The BKP Interrupt vector is located at 0x7B. Upon entering the BKP ISR (Break Point Interrupt Service Routine), all interrupts and counters (WDT1, T0, T1, and T2) are disabled. To allow further interrupts and continuing counting, the BKP ISR must be enabled. At exit, the BKP ISR setting must be restored to resume normal operations.

#### BPINTF (A0E0h) Break Point Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	STEP_IF	-	-	-	-	-	PC2IF	PC1IF
WR	STEP_IF	-	-	-	-	-	PC2IF	PC1IF

This register is for reading the Break Points interrupt flags.

This bit is set when the Break Point conditions are met by a new instruction fetching from an interrupt routine. This bit must be cleared by software.

STEP IF



PC2IF – PC1IF These bits are set when Break Point conditions are met by PC2 to PC1 address. These bits must be cleared by software.

#### BPINTE (A0E1h) Break Point Interrupt Enable Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	STEP_IE	-	-	-	-	-	PC2IE	PC1IE
WR	STEP_IE	-	-	-	-	-	PC2IE	PC1IE

This register controls the enabling of individual Break Points interrupt.

STEP IE Set this bit to enable Single Step break point interrupt.

PC2IE – PC1IE Set these bits to enable PC2 and PC1 address match break point interrupts.

#### BPINTC (A0E2h) Break Point Interrupt Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	-
WR	-	-	-	-	-	-	-	-

This register is reserved for other applications.

#### BPCTRL (A0E3h) DBG and BKP ISR Control and Status Register R/W (0xFC)

	7	6	5	4	3	2	1	0
RD	DBGINTEN	DBGWDT1E N	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST
WR	DBGINTEN	DBGWDT1E N	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST

When entering the DBG or BKP ISR (Interrupt Service Routine), all interrupts and timers are disabled. The enabled bits are cleared by hardware reset in this register. As the interrupts and timers are disabled, the ISR can process debugging requirement in a suspended state. If a specific timer should be kept active, it must be enabled by ISR after ISR entry. Before the exit of DBG and BKP ISR, the control bits should be enabled to allow the timers to resume operating. This register should be modified only in Debug ISR.

- DBGINTEN Set this bit to enable all interrupts (except WDT1 interrupt). This bit is cleared automatically at the entry of DBG and BKP ISR. Set this bit to allow ISR to be further interrupted by other interrupts. This is sometimes necessary if DBG or BKP ISR needs to use UART or I<sup>2</sup>C, for example.
- DBGWDT1EN Set this bit to allow WDT1 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR.

DBGT2EN Set this bit to allow T2 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T2 interrupt.

DBGT1EN Set this bit to allow T1 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T1 interrupt.

DBGT0EN Set this bit to allow T0 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T0 interrupt.

DBGST This bit indicates the DBG and BKP ISR status. It is set to 1 when entering DBG and BKP ISR. It should be cleared when exiting the DBG and BKP ISR. Check this bit to allow other interrupt routine to determine whether it is a sub-service of the DBG and BKP ISR.

#### PC1AL (A0F0h) Program Counter Break Point 1 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PC1AL[7-0]							
WR		PC1AL[7-0]							

This register defines the PC low address for PC match break point 1.

#### PC1AH (A0F1h) Program Counter Break Point 1 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	PC1AH[7-0]									
WR		PC1AH[7-0]								

This register defines the PC high address for PC match break point 1.



P <u>C1AT (</u>	AT (A0F2h) Program Counter Break Point 1 Top Address Register R/W (0x00)											
	7	6	5	4	3	2	1	0				
RD		PC1AT[7-0]										
WR	PC1ATI7-0]											

This register defines the PC top address for PC match break point 1. PC1AT:PC1HT:PC1LT together forms a 24 bit value to compare with the value of break point 1 for Program Counter.

#### PC2AL (A0F4h) Program Counter Break Point 2 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PC2AL[7-0]								
WR		PC2AL[7-0]								

This register defines the PC low address for PC match break point 2.

#### PC2AH (A0F5h) Program Counter Break Point 2 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PC2AH[7-0]								
WR		PC2AH[7-0]							

This register defines the PC high address for PC match break point 2.

#### PC2AT (A0F6h) Program Counter Break Point 2 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PC2AT[7-0]								
WR		PC2AT[7-0]							

This register defines the PC top address for PC match break point 2. PC2AT:PC2HT:PC2LT together forms a 24-bit value to compare with the value of PC break point 2 for Program Counter.

The host or program can obtain the status of the break point controller through the current break point address and next PC address register. DBPCID[23-0] contains the PC address of just executed instruction when the break point occurs. DBNXPC[23-0] contains the next PC address to be executed when the break point occurs, and therefore it is usually exactly the same value of the break pointer setting.

#### DBPCIDL (A098h) Debug Program Counter Address Low Register RO (0x00)

	7	6	5	4	3	2	1	0
RD				DBPC	ID[7-0]			
WR					-			

#### DBPCIDH (A099h) Debug Program Counter Address High Register RO (0x00)

	7	6	5	4	3	2	1	0
RD				DBPCI	D[15-8]			
WR					-			

#### DBPCIDT (A09Ah) Debug Program Counter Address Top Register RO (0x00)

	7	6	5	4	3	2	1	0
RD	DBPCID[23-16]							
WR					-			

#### DBPCNXL (A09Bh) Debug Program Counter Next Address Low Register RO (0x00)

	7	6	5	4	3	2	1	0	
RD	DBPCNX[7-0]								
WR	-								



DBPCNXH (A09Ch) Debug Program Counter Next Address High Register RO (0x00)

	7	6	5	4	3	2	1	0
RD	DBPCNX[15-8]							
WR					-			

#### DBPCNXT (A09Dh) Debug Program Counter Next Address Top Register RO (0x00)

-								
	7	6	5	4	3	2	1	0
RD	DBPCNX[23-16]							
WR					-			

#### STEPCTRL (A09Eh) Single Step Control Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	STEPCTRL[7-0]								
WR		STEPCTRL[7-0]							

To enable single step debugging, STEPCTRL must be written with value 0x96.

#### 1.17 Debug I<sup>2</sup>C Port

The I<sup>2</sup>C Slave 2 (I2CS2) can be configured as the debug and ISP port. This is achieved by assigning a predefined debug ID for the I<sup>2</sup>C Slave address. When a host issues an I<sup>2</sup>C access to this special address, a DBG interrupt is generated. DBG Interrupt has the highest priority. The DBG interrupt vector is located at 0x83. DBG ISR is used to communicate with the host and is usually closely associated with BKP ISR.

#### SI2CDBGID (A09Fh) Slave I<sup>2</sup>C Debug ID Register R/W (0x36) TB Protected

	7	6	5	4	3	2	1	0		
RD	DBGSI2C2EN		SI2CDBGID[6:0]							
WR	DBGSI2C2EN		SI2CDBGID[6:0]							

DBGSI2C2EN DBGSI2C2EN=1 enables I2CS2 as debug port. When I2CS2 receives an access of I<sup>2</sup>C address matching SI2CDBGID[6:0], a debug interrupt is generated.

SI2CDBGID[6:0] Slave I<sup>2</sup>C ID address for debug function.

#### 1.18 Data SRAM ECC Handling

The data SRAM (IRAM and XRAM) is configured as 1024 x 16-bit. At default, the low byte is at even address and the high byte is at odd address. For higher system integrity, ECC can be enabled. The high byte is used for ECC code, and the low byte is for data. The ECC is based on 4-bit nibble base, and therefore it can correct 1-bit error in each nibble and detect 2-bit error in each nibble. All generation and checking are done in hardware. It is strongly recommended all SRAM data should be initialized if ECC is enabled to avoid initial ECC error. If ECC encounters either an uncorrectable error, hardware will latch the address and triggers an interrupt. Software needs to examine the severity of data corruption and determine appropriate actions. Switch between ECC and non-ECC mode, all the data in SRAM will be corrupted and require re-initialization. It is strongly suggested keeping ECC enabled for best reliability as well as noise immunity.

#### DECCCFG (0xA02Dh) Data ECC Configuration Register R/W (0x80) TB Protected

	. ,		-	-				
	7	6	5	4	3	2	1	0
RD	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1
WR	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1
	DECCEN DECCIEN2 DECCIEN1 DECCIF2 DECCIF1	Data ECC Data ECC Data ECC Data ECC DECCIF2 is DECCIF2 is DECCIF1 is DECCIF1 is	Enable Uncorrectable Correctable E Uncorrectable s set to 1 by h s set independ Correctable E s set to 1 by h s set independ	Error Interrup rror Interrupt E Error Interrup ardware wher dent of DECC rror Interrupt F ardware wher dent of DECC	ot Enable Enable ot Flag I there is an u IEN2. DECCI Flag I there is a co IEN1. DECCI	ncorrectable e F2 needs to b rrectable erroi F1 needs to b	error during SI e cleared by s r during SRAN e cleared by s	RAM read. software. 1 read. software.



Please note if a correctable error is encountered, the data will be automatically corrected. To prevent further corruption, software should read and rewrite the data into the SRAM when a DECIF1 interrupt occurs.

#### DECCADL (0xA02Eh) Data ECC Configuration and Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0	
RD	DECCAD[7-0]								
WR	-								

#### DECCADH (0xA02Fh) Data ECC Configuration and Address Register High R/W (0x80)

	7	6	5	4	3	2	1	0
RD				DECCA	D[15-8]			
WR				-				

DECCAD[15-0] records the address of ECC fault when SRAM data ECC error occurs. It is read-only and reflects the address whose data causes DECCIF to be set. If DECCIF is set and not cleared, DECCAD will not be updated if further error is detected.

#### 1.19 **Program ECC Handling**

The program code stored in e-Flash has built-in ECC checking. The e-Flash is in 16-bit width, and when read by CPU program, the lower LSB 8-bit is read for instruction and the upper MSB 8-bit contains the ECC value of the LSB 8-bit. The ECC is nibble base access, flash[15-12] is [7-4] for ECC, and flash[11-8] is [3-0] for ECC. Four bits ECC for four bits data allows one-bit error correction and two bits error detection. This means 2-bit error corrects is possible for an 8-bit code stored, and this greatly increases the reliability of the overall program robustness.

During program fetch and execution, ECC is performed simultaneously by hardware. If any ECC correctable error is detected, the value fetched is corrected, and optionally a PECCIEN1 interrupt can be generated. If any ECC non-correctable error is detected, two options can be configured. That is generating a PECCIEN2 interrupt or generating a software reset. In both PECCIEN interrupts, the address of the error encountered is latched into PECCAD[15-0].

	7	6	5	4	3	2	1	0		
RD	FCECCEN	-	PECCIEN2	PECCIEN1		-	PECCIF2	PECCIF1		
WR	FCECCEN	-	PECCIEN2	PECCIEN1		-	PECCIF2	PECCIF1		
F	CECCEN	Flash Contr This bit con reads low b operation re Program E	roller Read EC strols the Flash byte, and whic eturns the raw CC Uncorrect	CC Control n Controller R h contains EC data from e-f able Error Inte	ead command C corrected d Flash. This bit errupt Enable	d. If FCECCE lata. If FCECC is enabled by	N=1, the Flasl CEN=0, the re default.	n Controller ad		
F	PECCIEN1 PECCIF2	Program E Program E PECCIF2 is uncorrectat cleared by	CC Correctable CC Uncorrectable s set to 1 by h ble error. PEC software.	le Error Intern able Error Inte ardware wher CIF2 is set ind	upt Enable prupt Flag program fetc dependent of	h from e-Flasl PECCIEN2. F	h encounters PECCIF2 need	ds to be		
F	PECCIF1 Program ECC Correctable Error Interrupt Flag PECCIF1 is set to 1 by hardware when program fetch from e-Flash encounters correctable error. PECCIF1 is set independent of PECCIEN1. PECCIF1 needs to be cleared by software.									

#### PECCCFG (0xA00Dh) Program ECC Configuration Register R/W (0x80) TB Protected

#### PECCADL (0xA00Eh) Program ECC Fault Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0
RD				PECCA	D[7-0]			
WR				-				



PECCADH (0xA00Fh) Program ECC Fault Address Register High R/W (0x80)

	7	6	5	4	3	2	1	0
RD				PECCA	D[15-8]			
WR				-				

PECCAD[15-0] records the address of ECC fault when Flash ECC error occurs. It is read-only and reflects the last error address.

#### 1.20 Memory and Logic BIST Test

#### BSTCMD (0xA016h) SRAM Built-In and Logic Self Test R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD		MODE	E[3-0]		BST	-	FAIL	FINISH
WR		MODE	E[3-0]			BSTCM	/D[3-0]	
M	ODE[3-0]	BIST Mode 0000 – Norr 0001 – SRA 0010 – Res 0100 – Reg 0101 – Res 0100 – Reg 0101 – Res 0110 – Res 1000 – Norr 1001 – SRA 1010 – Res 1011 – Res 1100 – Reg 1101 – Res 1100 – Reg 1101 – Res 1100 – Reg 1101 – Res 1100 – Reg	Selection mal Mode AM MBIST erved erved ister LBIST erved erved erved mal Mode AM MBIST an erved erved ister LBIST a erved erved erved erved erved erved erved erved erved erved perved erved erved	d monitor on p nd monitor on is cleared only status to deter	pins pins y by POR and	RSTN. Softwas perfo	rare can read	this setting
B	ST	after a softv BIST Status	vare reset. S o 1 by bardw	are when BIS	T is in progres	20		
F	AIL	BIST Test F FAIL is set that hardware w	Fail Flag to 1 by hardw then a new Bl	are when BIS	T error has or is issued.	ccurred. FAIL	is cleared to (	) by
F	INISH	BIST Comp FINISH is s 0 by hardwa	letion Flag et to 1 by har are when a ne	dware when E ew BIST comr	BIST controller	r finishes the t	est. FINISH is	s cleared to
B	STCMD[3-0]	Memory BIS Writing BST Writing BST after BIST is Writing BST Any other v	ST Command CMD[3-0] wi CMD[3-0] wi s completed, CMD[3-0] wi alue will eithe	th value 4b'01 th value 4b'10 it automaticall th value 4b'00 r have no effe	01 causes the 10 causes the y generates a 00 causes FA ect or abort an	e BIST control BIST control software rese NL and FINISH y ongoing BIS	ler to perform ler to perform et. I bits to be cle T.	BIST. BIST, and eared to 0.

After the BSTCMD is issued, CPU is paused until BIST is completed. And any BIST operations will result in the state of CPU in undefined states, and the content of the SRAM is undefined. Therefore, it is highly recommended that a software reset, or initialization should be performed after any BIST operation. Please also note MODE[3-0], FINISH, FAIL bits are not cleared by software resets.



<b>FSTMON</b> (	0xA014h)	Test	<b>Monitor Fla</b>	g R/W	(0x00)

	7	6	5	4	3	2	1	0
RD				TSTMO	DN[7-0]			
WR				TSTMO	DN[7-0]			

TSTMON register stores temporary status and is initialized by power-on reset only.

#### 1.21 System Clock Monitoring

SYSCLK in normal mode is monitored by SOSC32KHz. If SYSCLK is not present in normal mode for four SOSC32KHz cycles, a hardware reset is triggered.



The clock monitoring is turned off by default after reset.

#### 1.22 <u>Reset</u>

There are several reset sources from software and hardware. Software resets include command reset, WDT reset and ECC error reset. Hardware resets include power-on reset (low voltage detect on VDDC), LVD reset (low voltage detect on VDD), SYSCLK monitor reset, and external RSTN reset. Software reset restores some registers to default values, and hardware reset restores all registers to default values.

External RSTN reset is filtered so that low going glitches on RSTN with less than 4msec duration are ignored. All other hardware resets, once conditions are met, will be extended by 1 msec plus the external RC time as will be manifested on the RSTN pin. The reset scheme described above is shown in the following diagram.



#### RSTCMD (0xA017h) Reset Command Register R/W (0x00) TB Protected

ĺ		7	6	5	4	3	2	1	0
	RD	RSTCKM	RSTECC	-	-	CKMRF	ECCRF	WDTRF	CMDRF
	WR	RSTCKM	RSTECC	-	CLRF		RSTCM	/ID[3-0]	

RSTCKM Reset Enable for Clock Monitor Fault



	Set RENCKM=1 to enable reset after clock fault detection. RSTCKM is cleared to 0 after any reset. Default RSTCKM value is 0.
RSTECC	Reset Enable for Uncorrectable Code Fetch ECC Error
	RSTECC=1 enables reset e-Flash code fetch ECC error. The default RSTECC value is 0.
CKMRF	Clock Monitor Fault Reset Flag
	CKMRF is set to 1 by hardware when a clock fault reset has occurred. CKMRF is not cleared by reset except power-on reset.
ECCRF	ECC Error Reset Flag
	ECCRF is set to 1 by hardware when an ECC error reset has occurred. ECCRF is cleared to 0 when writing CLRF=0. ECCRF is not cleared by reset except power-on reset.
WDTRF	WDT Reset Flag
	WDTRF is set to 1 by hardware when WTRF, WT1RF or WT2RF is set.
CLRF	Clear Reset Flag
	Writing 1 to CLRF will clear CKMRF, ECCRF, WDTRF, and CMDRF. It is self-cleared.
RSTCMD[3-0]	Software Reset Command
	Writing RSTCMD[3-0] with consecutive 4b'0101, 4b'1010 sequences will cause a software reset. Any other value will clear the sequence state. These bits are write-only and self-cleared.



0

# IS32CS8975

#### 2. Flash Controller

The flash controller connects the CPU to the on-chip embedded FLASH memory. The FLASH memory functions as the program storage as well as non-volatile data storage. The program access of FLASH does not require any special attention. When an ECC error during program fetch occurs, it will cause ECC to interrupt or reset.

When FLASH is used as data storage, the software issues commands to the FLASH controller through the XFR registers. Once the FLASH controller processes these commands, the CPU is held idle until the command is completed. There is a time-out mechanism to keep CPU idle to prevent CPU hang up.

From FLASH controller point of view, the embedded Flash is always in 16-bit width with no distinction between ECC and data information. For code storage through FLASH controller, ECC byte (upper MSB 8-bit) must be calculated by software. During read command, ECC error can be detected but not corrected, and the raw content is loaded into FLSHDAT[15-0]. If ECC error is detected, FAIL status is set after the read command execution.

The e-Flash contains 32 pages (also referred as Sector), and each page is 512x16. It also contains two IFB (Information Blocks) pages. In Flash operation, the erase command only operates per page base.

	- (•••••••••)				(0.100) -			
	7	6	5	4	3	2	1	Γ
RD	WRVFY	BUSY	FAIL	CMD4	CMD3	CMD2	CMD1	
								Г

#### FLSHCMD (0xA025h) Flash Controller Command Register R/W (0x80) TB Protected

0

1

0

RD	WRVFY	BUSY	FAIL	CMD4	CME	D3 CI	MD2	CMD1	CMD0		
WR		CYC[2-0]		CMD4	CMI	D3 CI	MD2	CMD1	CMD0		
W	'RVFY	Write Result	Verify. At	the end of a	write cycle	e, hardware	e reads	back the data	and		
		compares it	with which	should be w	ritten to th	e flash. If th	nere is a	mismatch, th	is bit		
		represents C	. It is set to	1 by hardwa	are when a	another ISP	comma	and is execute	ed.		
B	USY	Flash comm	and is in pr	ocessing. T	his bit indi	cates that F	-lash Co	ontroller is exe	cuting the		
-		Flash Read,	Write, or S	ector Erase	and other	commands	are not	t valid.			
F/	AIL	Command E	xecution R	esult. It is s	et if the pr	evious com	mand e	xecution fails	due to any		
		reasons. It i	easons. It is recommended that the program should verify the command execution resu								
		command is	ddress								
		located at th	e protectior	command time	out.						
C	YC[2-0]	Flash Comm	and Timeo	ut			-,				
		CYC[2-0] de	fines comm	and timeout	t cycle cou	int. The cyc	le perio	d is defined b	y ISPCLK,		
		which is SYS	SCLK/256/(	ISPCLKF[7-	0]+1). Th	e number o	f cycles	is listed as fo	llows.		
			CYC[2-0]		V	/RITE		ERAS	SE		
		0	0	0		55		543	5		
		0	0	1		60		595	3		
		0	1	0		65		645	2		
		0	1	1		69		689	7		
		1	0	0		75		7408	8		
		1	0	1		80		790	6		
		1	1	0		85		840	4		
		1	1	1		89		888	9		
		For normal of	perations,	CYC[2-0] sh	ould be se	et to 111.					
С	MD4 – CMD0	Flash Comm	nand								
		These bits d	efine comm	ands for the	Flash co	ntroller. The	e valid o	commands are	listed in the		
		following table. Any invalid commands do not get executed but return with a Fail bit.							ail bit.		
		CMD4	CMD3	CMD2	CMD1	CMD0		COMMA	ND		
		1	0	0	0	0		Main Memor	y Read		
		0	1	0	0	0	Ma	in Memory Se	ctor Erase		
		0	0	1	0	0		Main Memor	y Write		
		0	0	0	1	0		IFB Rea	ad		
		0	0	0	0	1		IFB Wri	te		
		0	0	0	1	1		IFB Sector	Erase		

IFB1 contains manufacture data and user OTP, and therefore IFB write commands are limited to IFB1 (0x0040-0x01FF) and IFB2. IFB Sector Erase is limited to IFB2.

1

0



For any Read command, the high byte contains the ECC code, and the low byte contains the data. If there is an ECC error, then FAIL bit is set. To find out what ECC error occurs, software can inspect PECCIF1 and PEECIF2 bits in PECCCFG register.

To read the e-Flash raw data, the FCECCEN bit in PECCCFG register needs to be set to 0.

#### FLSHDATL (0xA020h) Flash Controller Data Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD			Flash	n Read Data F	Register DATA	<b>\</b> [7-0]		
WR			Flash	n Write Data F	Register DATA	\[7-0]		

Please note DATA[7-0] in READ operation will return either ECC corrected data or e-Flash raw data depending on FCECEEN bit setting in PECCCFG register.

#### FLSHDATH (0xA021h) Flash Controller Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Read Data Register DATA[15-8]								
WR			Flash	Write Data R	egister DATA	[15-8]				

#### FLSHADL (0xA022h) Flash Controller Low Address Data Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		Flash Address Low Byte Register ADDR[7-0]								
WR			Flash Ad	dress Low By	te Register Al	DDR[7-0]				

#### FLSHADH (0xA023h) Flash Controller High Address Data Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		Flash Address High Byte Register ADDR[15-8]									
WR			Flash Add	lress High Byt	te Register Al	DDR[15-8]					

#### FLSHECC (0xA024h) Flash ECC Accelerator Register R/W (0000 0000)

	7	6	5	4	3	2	1	0		
RD		ECC[7-0]								
WR				DATA	<b>\</b> [7-0]					

FLSHECC aids the calculation of ECC value of an arbitrary 8-bit data. The data is written to FLSHECC, and its corresponding ECC value can be read out from FLSHECC.

#### ISPCLKF (0xA026h) Flash Command Clock Scaler R/W (0x25) TB Protected

	7	6	5	4	3	2	1	0			
RD		ISPCLKF[7-0]									
WR		ISPCLKF[7-0]									

ISPCLKF[7-0] configures the clock time base for generation of Flash erase and write timing. ISPCLK = SYSCLK \* (ISPCLKF[7-0]+1)/256. For correct timing, ISPCLK should be set approximately at 2MHz.

#### FLSHPRT0 (0xA030h) Flash Controller Zone Protection Register 0 R/W (0xFF) TB Protected

	7	6	5	4	3	2	1	0	
RD	FLSHPRT[7-0]								
WR				FLSHP	RT[7-0]				

#### FLSHPRT1 (0xA031h) Flash Controller Zone Protection Register 1 R/W (0xFF) TB Protected

	7	6	5	4	3	2	1	0			
RD		FLSHPRT[15-8]									
WR				FLSHP	RT[15-8]						



FLSHPR	Γ2 (0xA032h)	Flash Contro	oller Zone Pr	otection Reg	ister 2 R/W (	0xFF) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD		•		FLSHPF	RT[23-16]			
WR				FLSHPF	RT[23-16]			
LSHPR	ГЗ (0хА033h)	Flash Contro	oller Zone Pr	otection Reg	ister 3 R/W (	0xFF) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD		•		FLSHPF	T[31-24]			-
WR				FLSHPF	RT[31-24]			
LSHPR	Γ4 (0xA034h)	Flash Contro	oller Zone Pr	otection Reg	ister 4 R/W 0	xFF) TB Prot	tected	
	7	6	5	4	3	2	1	0
RD				FLSHPF	RT[39-32]		1	1
WR				FLSHPF	T[39-32]			
LSHPR	Г5 (0хА035h)	Flash Contro	oller Zone Pr	otection Reg	ister 5 R/W (	0xFF) TB Pro	tected	
	7	6	5	4	3	2	1	0
RD				FLSHPF	RT[47-40]		1	1
WR				FLSHPF	RT[47-40]			
LSHPR	T6 (0xA036h)	Flash Contro	oller Zone Pr	otection Reg	ister 6 R/W (	0xFF) TB Pro	tected	
	7	6	5	4	3	2	1	0
RD				FLSHPF	RT[55-48]		I	1
WR				FLSHPF	T[55-48]			
LSHPR	F7 (0xA037h)	Flash Contro	oller Zone Pr	otection Reg	ister 7 R/W (	0xFF) TB Pro	tected	
	7	6	5	4	3	2	1	0
RD		1		FLSHPF	T[63-56]	1	1	1

RD		1	I	FLSHPR	T[63-56]	I	I	I
WR				FLSHPR	T[63-56]			
	agiatora EL CL	IDDT 2. 7 are	not our porto	4				

NOTE: Registers FLSHPRT 3~7 are not supported.

FLSHPRT partitions the total code space of 16K into 16 uniform 1K zones for protection. If the corresponding bit in the FLSHPRT is 0, the zone protection is on. All bits in FLSHPRT are set to 1 by any reset. A "1" state corresponds to an unprotected state. A bit can only be written to "0" by software and cannot be set to "1". When a bit is "0", the protection is on and disallows erase or modifications. For content reliability, the user's program should turn off the corresponding access after initialization as soon as possible.

FLSHPRT[15]	Flash Zone Protect 15 This bit protects area 0x3C00 – 0x3FFF
	This bit protects area 0x3800 – 0x3BFF
 FLSHPRT[4]	Flash Protect 4 This bit protects area 0x1000 – 0x13EE
FLSHPRT[3]	Flash Protect 3 This bit protects area $0x0C00 - 0x0EFE$
FLSHPRT[2]	Flash Protect 2 This bit protects area $0x0800 - 0x0BFF$
FLSHPRT[1]	Flash Protect 1 This bit protects area $0x0400 - 0x07EE$
FLSHPRT[0]	Flash Protect 0 This bit protects area 0x0000 – 0x03FF



FLSHPRTC (0xA027h) Flash Controller Code Protection Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD									
WR				FLSHPF	RTC[7-0]				

This register further protects the code space (0x0000 - 0xFFFF). The protection is on after any reset. Writing "55" into this register turns off protection. However, protection is maintained until the wait time (approximately 300msec) has expired. The 300msec delay prevents any false action due to power or interface transient change. Any write value other than "55" will turn on the protection immediately. STAT bit indicates the protection status. STAT=1 indicates the protection is off, and STAT=0 indicates the protection is on.

To modify or erase the flash (not including IFB), both FLSHPRT and FLSHPRTC setting need to be satisfied at the same time. IFB1's manufacturing data is always protected while user data can only be written "0". IFB2 are user application data and thus not protected.

#### FLSHVDD (0xA015h) Flash VDD Switch Control Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD		-							
WR				FLSHV	DD[7-0]				

FLSHVDD is used to control the supply voltage to the e-Flash during sleep mode. Writing FLSHVDD with 0x55 will configure the SLEEPSW to 1. If SLEEPSW=1, the power supply to the e-Flash is turned off during sleep mode. Default SLEEPSW setting is 0 and the e-Flash supply is on.



#### 3. <u>I<sup>2</sup>C Slave Controller 2 (I2CS2)</u>

The I<sup>2</sup>C Slave Controller 2 has dual functions – as a debug port for communication with host or as a regular I<sup>2</sup>C slave port. Both functions can coexist. I<sup>2</sup>C Slave 2 controller also supports the clock stretching functions.

The debug accessed by the host is through I<sup>2</sup>C slave address defined by SI2CSDBGID register and enabled by DBGSI2C2EN=1. When I2CS2 receives the matched address, a DBG interrupt is generated. This is described in the Debug and ISP sections. If DBGSI2C2EN=0, then I2CS2 functions as a regular I<sup>2</sup>C slave. The address of the slave is set by I2CSADR2 register. The MSB in I2CSADDR2 is the enable bit for the I<sup>2</sup>C slave controller and I2CSADR2[6-0] specifies the actual slave address.

In receive mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data bit on SDA line is shifted into receive buffer. The RCBI interrupt is generated whenever a complete byte is received and is ready to be read from I2CSDAT. In case, the software does not respond to RCBI interrupt in time (i.e. RCBI is not cleared), and a new byte is received, the controller either forces a NACK response on I<sup>2</sup>C (if CLKSTREN bit is not set) or by pulling and holding SDA low (if CLKSTREN bit is set) to stretch the SCL low duration to force the master into a wait state. In clock stretching mode, SCL is released when the software responds to RCBI interrupt and clears RCBI flag.

In transmit mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data preloaded in the transmit data register through I2CSDAT is transferred to the transmit shift register and is serially shifted out onto SDA line. When this occurs, the controller generates a TXBI interrupt to inform the software that a new byte can be written into I2CSDAT. When the shift register is empty and ready for the next transmit, the slave controller checks if the new byte is written to the I2CSDAT. If TXBI is not cleared, it indicates lack of new data and the slave controller holds SCL line low to stretch the current clock cycle if CLKSTREN is set. If the clock stretching is not enabled, the slave controller takes the old byte into the shift register and replies with NACK, and thus causes data corruption. On the other hand, if the master returns the NACK after the byte transfer, this indicates the end of data to the I<sup>2</sup>C slave. In this case, the I<sup>2</sup>C slave releases the data line to allow the master to generate a STOP or REPEAT START.

The I<sup>2</sup>C slave controller also implements the input noise spike filter, and this is enabled by INFILEN bit in the I2CSCON register. The filter is implemented using digital circuit. When INFILEN is set, the spikes less than 1/2 SYSCLK period on the input of SDA and SCL lines are filtered out. If INFILEN is low, no input filtering is done. The following registers are related to I<sup>2</sup>C Slave Controller. I<sup>2</sup>C slave controller uses SYSCLK to sample the SCL and SDA signals, and therefore the maximum allowable I<sup>2</sup>C bus speed is limited to SYSCLK/8 with conforming data setup and hold times. If setup and hold time cannot be guaranteed, it is recommended to limit the bus speed to 1/40 SYSCLK.

	7	6	5	4	3	2	1	0			
RD	-	-	-	-	-	-	-	XMT			
WR	I2CSRST	EADDRMI	ESTOPI	ERPSTARTI	ETXBI	ERCBI	CLKSTREN	INFILEN			
I2 E	ADDRMI	I <sup>2</sup> C Slave R Set this bit operations. ADDRMI In	eset bit and the Slave Setting this b terrupt Enable	Controller res it clears the I2 e bit	set all internal CSADR2 (I <sup>2</sup> C	state machine slave addres	e. Clear this bins s x).	t for normal			
E	STOPI	Set this bit to set ADDRMI interrupt as the I <sup>2</sup> C slave interrupt. This interrupt is generated when I <sup>2</sup> C slave received a matched address. STOPI Interrupt Enable bit									
E	RPSTARTI	Set this bit to set STOPI interrupt as the I <sup>2</sup> C slave interrupt. RPTSTARTI Interrupt Enable Bit Set this bit to set BPTSTABTI interrupt as the I <sup>2</sup> C slave interrupt									
E E C	TXBI RCBI LKSTREN	TXBI Intern RCBI Intern Clock Strete controller. C If the clock shifted out of transmit shi buffer.	Set this bit to set RPTSTARTT interrupt as the I <sup>2</sup> C slave interrupt. TXBI Interrupt Enable bit. Set this bit to allow TXBI interrupt as the I <sup>2</sup> C slave interrupt. RCBI Interrupt Enable bit. Set this bit to allow RCBI interrupt as the I <sup>2</sup> C slave interrupt. Clock Stretching Enable bit. Set to enable the clock stretching function of the slave controller. Clock stretching is an optional feature defined in I <sup>2</sup> C specification. If the clock stretching option is enabled (for slave I <sup>2</sup> C), the data written into transmit buffer is shifted out only after the occurrence of clock stretching, and the data cannot be loaded to transmit shift register. The programmer needs to write the same data again to the transmit								
II	IFILEN	Input Noise Set this bit it filters out	Filter Enable to enable the the spike of le	bit input noise filt ess than 50nse	er of SDA and ec.	I SCL lines. W	/hen the filter i	s enabled,			

#### I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x00)



XMT

This bit is set by the controller when the I<sup>2</sup>C slave is in transmit operation and is clear when the I<sup>2</sup>C slave controller is in receive operation.

#### I2CSST2 (0xDC) I2CS2 Status Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	FIRSTBT	ADDRMI	STOPI	RPSTARTI	TXBI	RCBI	START	NACK	
WR	DADDR	ADDRMI	STOPI	RPSTARTI	HOLDT[3]	HOLDT[2]	HOLDT[1]	HOLDT[0]	
F	IRSTBT DADDR	This bit is s match. This and genera Double Ado If DADDR=	et to indicate bit is cleared ted by the sla tress Enable 1, the LSB bit	the data in the after the first ve controller. of the addres	e data register byte of the tra	as the first by nsaction is re nored. This a	te received af ad. The bit is i	ter address 'ead only g two	
A	DDRMI	Consecutive Slave Addre This bit is s	e slave addres ess Match Int et when the re curs If FADD	sses, for exam errupt Flag bit eceived addre ML is set This	ss matches th	0 and 0x1010 e address def eared by softw	0001. ined in I2CSA	.DR2and an	
S	TOPI	Stop Condi This bit is s lines. This b	tion Interrupt et when the s bit must be cle	Flag bit lave controller eared by softw	r detects a ST	OP condition (	on the SCL ar	Id SDA	
R	PTSARTI	Repeat Sta This bit is s and SDA lir	rt Condition Ir et when the s nes. This bit n	nterrupt Flag b lave controller nust be clearer	it <sup>r</sup> detects a RE d by software.	PEAT START	condition on	the SCL	
т	XBI	Transmit Buffer Interrupt Flag This bit is set when the slave controller is ready to accept a new byte for transmission. This bit is cleared when new data is written into I2CSDAT register							
R	CBI	Receiver B This bit is s software re	uffer Interrupt et when the s ad. This bit is	Flag bit lave controller cleared after	r puts new dat the software re	a in the I2CSI eads I2CSDA	DAT and is rea T.	ady for	
S	TART	Start Condi This bit is s lines. But th read-only b	tion et when the s ne start of trar it is cleared w	lave controller isaction can a rhen STOP co	r detects a ST. Iso be indicate ndition is dete	ART condition ed by address cted.	on the SCL a match interru	ind SDA pt. This	
N	IACK	read-only bit is cleared when STOP condition is detected. NACK Condition This bit is set when the host responds with NACK in the byte transaction. This bit is only meaningful for slave transmit operation. If the master returns with NACK on the byte transaction, the slave does not upload new data into the shift register. And the slave transmits the old data again as the next transfer, and this re-transmission continues if NACK is repeated until the transmission is successful and returned with ACK. This bit is cleared when a new ACK is detected or it can be cleared by activate							
Н	IOLDT[3-0]	These four specificatio $\ge$ 300nsec HOLD[3-0]	bits define the n requires mir hold time" eq should be set	e hold time in himum 300nse uation must be to $\geq$ 3.	SYSCLK cycle ec hold time, s e met. For exa	es between SI o the "SYSCL ample, SYSCI	DA to SCL. TI K cycle*(HOL LK is 20MHz,	าe I²C DT[3:0]+3) then	

#### I2CSADR2 (0xDD) I2CS2 Slave Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	I2CSEN		ADDR[6-0]						
WR	I2CSEN		ADDR[6-0]						
I2 AI	CSEN DDR[6-0]	Set this bit t 7-bit Slave When writte When read, can use this	o enable the Address en, ADDR[6-0 ADDR[6-0] h s to determine	I <sup>2</sup> C slave con ] stores the sl olds the slave a if double add	troller. ave address of address of th dress is enable	of the slave. he received sl ed.	lave address.	Software	

#### I2CSDAT2 (0xDE) I2CS2 Data Register R/W (0x00)

		7	6	5	4	3	2	1	0
--	--	---	---	---	---	---	---	---	---



RD	I <sup>2</sup> C Slave Receive Data Register
WR	I <sup>2</sup> C Slave Transmit Data Register



#### 4. EUART1 Enhanced Function UART1

LIN-capable 16550-like EUART1 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO are 15-bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance adjustment. The EUART1 also has a dedicated 16-bit Baud Rate generator and thus provides accurate baud rate under wide range of system clock frequency.

	7	6	5	4	3	2	1	0		
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP		
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP		
E	UARTEN	Transmit a	nd Receive E	nable bit						
		Set to enal	ble EUART1 t	ransmit and re	eceive functio	ns: Transmit ı	messages in t	he TX FIFO		
0	P	and store r	eceived mess	sages in the H	X FIFO.					
S	В	Stop Bit Co	DNTROI	and aloog to	anabla 1 Cta	a hit				
		Set to enar		s, and clear to $$		ן אַנאַ אָ א א א א א א א				
V	/LS[1-0]		er of bits of a	data byte. Thi	s does not inc	siude the parit	y bit when it is	s enabled.		
		00 - 5 Dits	00 - 5 bits							
		01 - 6 Dits								
		10 - 7 DIts								
<b>–</b>		II - 8 DIIS		Dia						
В	REAK	Break Con	altion Control	BI						
		Set to initia BREAK bit	ite a break co is cleared.	ndition on the	UARI interfa	ice by holding	UARI output	t at low until		
0	P	Odd/Even	Parity Control	l Bit						
Р	E/PERR	Parity Enal	ole / Parity Er	ror status						
		Set to enab	ole parity and	clear to disab	le parity chec	king functions	s. If read, PEF	lR=1		
_	_	indicates a	parity error ir	n the current c	lata of RX FIF	0.				
S	Р	Set Parity	Control Bit							
		When SP i	s set, the pari	ty bit is alway	s 1.					

#### SCON1 (0xB1) EUART1 Configuration Register, R/W (0x00)

#### SCON1X (0xB2) EUART1 Configuration Register, R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	RXST	BITERR	BECLRX	BECLRR	LBKEN	BERIE	-	TXPOL	
WR	-	BITERR	BECLRX	BECLRR	LBKEN	BERIE	CLRFIFO	TXPOL	
F	RXST	Receive Si RXST is co	atus ontrolled by ha	ardware. RXS	ST is set by ha	ardware when	a START bit	is	
E	BITERR	Bit Error FI BITERR is then this e	ag set by hardw rror generates	are when reco	eived bit does BITERR mus	not match wi st be cleared l	th transmit bit by software.	, if BERIE=1,	
E	BECLRX	Bit Error Force Clear Transmit Enable If BECLRX=1, hardware will immediately disable current transmission and clear TX state machines and FIFO when BITERR is set by hardware.							
E	BECLRR	Bit Error Force Clear RECEIVE Enable If BECLRX=1, hardware will immediately disable current reception and clear RX state machines and EIEO when BITERB is set by hardware							
L	.BKEN	Enable EU When LBK input. In output.	ART Loopbac EN=1, EUAR loopback mod	ck Test, T1 enters into le, correspon	loopback mc ding MFCFG	ode, with its TX bit must be cle	X output conn eared to preve	ected to RX ent the TX	
E C	BERIE CLRFIFO	Bit Error In Set to clea by hardwa	terrupt Enable r transmit/rec re	e (1:Enable / eive FIFO poi	0:Disable) nter and state	e machine. CL	.RFIFO bit is a	auto cleared	
I	APUL	EUART OU	ipul polarity						



# IS32CS8975 SFIF01 (0xB3) FILAPT

	7	6	5	4	3	2	1	0
D		RFL[3-	0]			TFL[	3-0]	
R		RFLT[3	-0]			TFLT[	[3-0]	
RF	FL[3-0]	Current Rece	ive FIFO le	evel. These bi	ts are read on	y and indicate	e the current re	eceive F
<b>.</b>		byte count.	National International Interna	uselestit T	a lalta and l'		1	
RF	FL1[3-0]	Receive FIFC	) trigger th	reshold. Thes	e bits are write	only. RDA in	terrupt will be g	generat
			oj is greate		Doscription			1
		0000		trigger level -		1		-
		0000		trigger level -	1			-
		0001	BX FIFO	trigger level -	2			-
		0010	BX FIFO	trigger level -	3			-
		0100	BX FIFO	trigger level -	4			-
		0100		trigger level -	5			-
		0110		trigger level =	6			-
		0111		trigger level -	7			-
		1000	BX FIFO	trigger level -	<u>,</u> 8			-
		1000		trigger level -	9			-
		1010	BX FIFO	trigger level -	10			-
		1011	BX FIFO	trigger level -	11			-
		1100	BX FIFO	trigger level -	12			-
		1100	BX FIFO	trigger level -	13			-
		1110	BX FIFO	trigger level -	14			-
		1111	Reset Re	ceive State M	achine and Cle	ar BX FIFO		-
TF	=1 [3-0]	Current Trans		lavel These h	·· ·			
			smit FIF()	ievel inese n	uts are read on	lly and indicat	e the current tr	ransmit
	-	FIFO byte co	unt.	ievei. These d	oits are read on	ily and indicat	e the current tr	ransmit
TF	=LT[3-0]	FIFO byte co Transmit FIF0	unt. O trigger th	nreshold. These	se bits are read on	e only. TRA in	e the current tr Iterrupt will be	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIF( when TFL[3-(	unt. O trigger th )] is less th	nreshold. These b nreshold. These nan TFLT[3-0].	ots are read on se bits are write	e only. TRA in	e the current tr nterrupt will be	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIF( when TFL[3-( TFLT[3-0]	unt. O trigger th )] is less th	nreshold. These c nreshold. These nan TFLT[3-0].	se bits are read on se bits are write Description	ily and indicat e only. TRA in	e the current tr	ransmit genera ]
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000	smit FIFO unt. )] is less th Reset Tra	ansmit State M	ots are read on se bits are write Descriptior lachine and Cl	e only. TRA in a only. TRA in a ear TX FIFO	e the current tr	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIF( when TFL[3-0] 0000 0001	Smit FIFO unt. D trigger th ] is less th Reset Tra TX FIFO	ansmit State M trigger level =	ots are read on se bits are write Description lachine and Cl 1	ily and indicat e only. TRA in n ear TX FIFO	e the current tr	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010	Smit FIFO unt. D trigger th ] is less th Reset Tra TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description Dachine and Cl 1	ily and indicat e only. TRA in n ear TX FIFO	e the current tr	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0011	mit FIFO unt. )] is less th Reset Tra TX FIFO TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description 1 2 3	ily and indicat e only. TRA in n ear TX FIFO	e the current tr	ransmit genera 
ΤF	=LT[3-0]	FIFO byte co Transmit FIF( when TFL[3-0] 0000 0001 0010 0011 0100	TX FIFO TX FIFO TX FIFO TX FIFO	ansmit State M trigger level = trigger level = trigger level =	Description Description Aachine and Cl 1 2 3 4	ily and indicat e only. TRA in n ear TX FIFO	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0011 0100 0101	TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	ansmit State M trigger level = trigger level = trigger level = trigger level = trigger level =	Description Description lachine and Cl 1 2 3 4 5	ily and indicat e only. TRA in n ear TX FIFO	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0011 0100 0101 0110	TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	ansmit State M trigger level = trigger level = trigger level = trigger level = trigger level = trigger level = trigger level =	Description Description lachine and Cl 1 2 3 4 5 6	ily and indicat e only. TRA in n ear TX FIFO	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0010 0011 0100 0101 0110 0111	TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description Aachine and Cl 1 2 3 4 5 6 7	lly and indicat e only. TRA in a ear TX FIFO	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0011 0100 0101 0110 0111 1000	TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description lachine and Cl 1 2 3 4 5 6 7 8	ily and indicat e only. TRA in ear TX FIFO	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description Aachine and Cl 1 2 3 4 5 6 7 8 9	lly and indicat	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0010 0101 0100 0111 0110 0111 1000 1001 1010	TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description 1 1 2 3 4 5 6 7 8 9 10 	lly and indicat	e the current tr	ransmit genera 
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description lachine and Cl 1 2 3 4 5 6 7 8 9 10 11	ily and indicat e only. TRA in ear TX FIFO	e the current tr	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1010	Smit FIFO unt. D trigger th J is less th Reset Tra TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description Aachine and Cl 1 2 3 4 5 6 7 8 9 10 11 12	lly and indicat	e the current tr	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1010 1011 1100 1101	Smit FIFO unt. D trigger th is less th Reset Tra TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description 1 1 2 3 4 5 6 7 8 9 10 11 12 13	lly and indicat	e the current tr	ransmit genera
TF	=LT[3-0]	FIFO byte co Transmit FIFO when TFL[3-0] 0000 0001 0010 0010 0011 0100 0101 0110 0111 1000 1001 1011 1010 1011 1100 1110	Smit FIFO unt. D trigger th is less th Reset Tra TX FIFO TX FIFO	ansmit State M trigger level = trigger level =	Description Description lachine and Cl 1 2 3 4 5 6 7 8 9 10 11 12 13 14	lly and indicat	e the current tr	ransmit genera

### S

	7	6	5	4	3	2	1	0
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN



INTEN	Interrupt Enable bit, Write only.
	Set to enable EUART1 interrupt. Clear to disable interrupt. The fault is 0.
TRA/TRAEN	Transmit FIFO is ready to be filled.
	This bit is set when transmit FIFO has been emptied below FIFO threshold. Write "1" to
	enable interrupt. The flag is automatically cleared when the condition is absent.
RDA/RDAEN	Receive FIFO is ready to be read.
	This bit is set by hardware when receive FIFO exceeds the FIFO threshold. Write "1" to
	enable interrupt. RDA will also be set when RFL < RFLT for bus idle duration longer than
	RFLT * 16 * Baud Rate. This is to inform software that there are still remaining unread
	received bytes in the FIFO.
	The flag is cleared when RFL < RFLT and writing "0" to this bit (The interrupt is disabled
	simultaneously.)
RFO/RFOEN	Receive FIFO Overflow Enable bit
	This bit is set when overflow condition of receive FIFO occurs. Write "1" to enable interrupt.
	or by EIEO reset
	Di by FIFO Tesel. Dessive EIEO Underflow Enable bit
	This bit is set when underflow condition of receive EIEO occurs. Write "1" to enable interrupt
	The flag can be cleared by writing "0" to this bit (The interrupt is disabled simultaneously.)
	or by FIFO reset.
TFO/TFOEN	Transmit FIFO Overflow Interrupt Enable bit
	This bit is set when overflow condition of transmit FIFO occurs. Write "1" to enable interrupt.
	The flag can be cleared by writing "0" to this bit (The interrupt is disabled simultaneously.),
	or by FIFO reset.
FERR/FERREN	Framing Error Enable bit
	This bit is set when framing error occurs as the byte is received. Write "1" to enable
	interrupt. The flag must be cleared by writing "0" to the bit (The interrupt is disabled
	simultaneously.).
TI/TIEN	Transmit Message Completion Interrupt Enable bit
	This bit is set when all messages in the TX FIFO are transmitted and thus the TX FIFO
	becomes empty. Write "1" to enable interrupt. The flag must be cleared by writing "0" to this
	dit ( i ne interrupt is disabled simultaneously.).

#### SBUF1 (0xB4) EUART1 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	EUART1 Receive Data Register								
WR			El	JART1 Transn	nit Data Regist	ter			

This register is the virtual data buffer register for both receive and transmit FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.

#### SBR1L (0xB6) EUART1 Baud Rate Register Low byte RO (0x00)

	7	6	5	4	3	2	1	0
RD	SBR1[7:0]							
WR				SBR	1[7-0]			

#### SBR1H (0xB7) EUART1 Baud Rate Register High byte RO (0x00)

	7	6	5	4	3	2	1	0			
RD		SBR1[15-8]									
WR	SBR1[15-8]										
	SBR1[15-0] The Baud Rate Setting of EUART. SBR1[15-0] cannot be 0.										

BUAD RATE = SYSCLK/SBR1[15-0]



#### 5. EUART2 with LIN Controller

LIN-capable 16550-like EUART2 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO are 15-bytes deep and can be parameterized for interrupt trigger. The addition of FIFO significantly reduces the CPU load to handle high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance adjustment. The EUART2 also has a dedicated 16-bit Baud Rate generator and thus provides accurate baud rate under wide range of system clock frequency. The EUART2 also provides LIN extensions that incorporate message handling and baud-rate synchronization. The block diagram of EUART2 is shown in the following.



The following registers are used for configurations of EUART2.

#### SCON2 (0xC2) UART2 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP
E	UARTEN B	Transmit a Set to enal and store r Stop Bit Co Set to enal	nd Receive E ble EUART2 t eceived mess ontrol ble 2 Stop bits	nable bit ransmit and re ages in the R s, and clear to	eceive functio X FIFO. enable 1 Sto	ns: Transmit i p bit.	messages in t	he TX FIFO



WLS[1-0]	The number of bits of a data byte. This does not include the parity bit when parity is
	enabled.
	00 - 5 bits
	01 - 6 bits
	10 - 7 bits
	11 - 8 bits
BREAK	Break Condition Control Bit
	Set to initiate a break condition on the UART interface by holding UART output at low until
	BREAK bit is cleared.
OP	Odd/Even Parity Control Bit
PE/PERR	Parity Enable / Parity Error status
	Set to enable parity and clear to disable parity checking functions. If read, PERR=1
	indicates a parity error in the current RX FIFO data.
SP	Parity Set Control Bit
	When SP is set, the parity bit is 1.

#### SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		RFL[3	-0]			TFL	[3-0]	
WR		RFLT[3	3-0]			TFL	Г[3-0]	
R	FL[3-0]	Current Rece	eive FIFO le	vel. These bi	ts are read or	nly and indica	te the current	receive FIFC
_		byte count.	<b>N</b> 1 2 1 1 1 1 1 1 1					
H	FL1[3-0]	when RFL[3-	D trigger thr 01 is greate	esnold. These r than RFI T[3	e dits are writ -01	e only. RDA I	nterrupt will b	e generated
		RFLT[3-0]			Descriptio	n		
		0000	RX FIFO	trigger level =	0			
		0001	RX FIFO	trigger level =	1			
		0010	RX FIFO	trigger level =	2			
		0011	RX FIFO	trigger level =	3			
		0100	RX FIFO	trigger level =	4			
		0101	RX FIFO	trigger level =	5			
		0110	RX FIFO	trigger level =	6			
		0111	RX FIFO	trigger level =	7			
		1000	RX FIFO	trigger level =	8			
		1001	RX FIFO	trigger level =	9			
		1010	RX FIFO trigger level = 10					
		1011	RX FIFO trigger level = 11					
		1100	RX FIFO	trigger level =	12			
		1101	RX FIFO	trigger level =	13			
		1110	RX FIFO	trigger level =	14			
		1111	Reset Re	ceive State Ma	achine and Cl	ear RX FIFO		
Т	FL[3-0]	Current Tran	smit FIFO le	evel. These b	its are read o	nly and indica	ate the current	transmit
-		FIFO byte co	unt. O trianar th	rechald These				a severated
I	FL1[3-0]	when TFL[3-	0] is less the	an TFLT[3-0].	e bits are wri	le only. TRA	interrupt will b	e generaleo
		TFLT[3-0]		<b>b</b>	Descriptio	n		
		0000	Reset Tra	nsmit State M	achine and C	lear TX FIFO	)	
		0001	TX FIFO t	rigger level =	1			
		0010	TX FIFO t	rigger level =	2			
		0011	TX FIFO t	rigger level =	3			
		0100	TX FIFO t	rigger level =	4			
		0101	TX FIFO I	rigger level =	5			
		0110	TX FIFO I	rigger level =	6			



0111	TX FIFO trigger level = 7
1000	TX FIFO trigger level = 8
1001	TX FIFO trigger level = 9
1010	TX FIFO trigger level = 10
1011	TX FIFO trigger level = 11
1100	TX FIFO trigger level = 12
1101	TX FIFO trigger level = 13
1110	TX FIFO trigger level = 14
1111	TX FIFO trigger level = 15

Receive and transmit FIFO can be reset by clear FIFO operation. This is done by setting BR[15-0]=0 and EUARTEN=0. This also clears RFO, RFU and TFO interrupt flags without writing the interrupt register. The LIN counter LCNTR is also cleared.

#### SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00)

		•		<u> </u>	-							
	7	6	5	4	3	2	1	0				
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI				
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN				
	INTEN	Interrupt E	Enable bit. Wri	te only.								
		Set to ena	Set to enable UART2 interrupt. Clear to disable interrupt. The fault is 0.									
	TRA/TRAEN	Transmit I	FIFO is ready	to be filled.								
		This bit is	his bit is set when transmit FIFO has been emptied below FIFO threshold. Write "1" to									
		enable interrupt. The flag is automatically cleared when the condition is absent.										
	RDA/RDAEN	DAEN Receive FIFO is ready to be read.										
		This bit is	set by hardwa	are when recei		eds the FIFO the	hreshold. Write	• "1" to				
			errupt. RDA v	VIII also de set	When RFL < F	RELI TOP DUS IC	till romaining u	iger than				
		received b	ovtes in the FI	FO	nin soltware ti	lat there are s	un remaining u	meau				
		The flag is	s cleared when	n RFL < RFLT	and writing "0'	' to this bit (Th	e interrupts is	disabled				
		simultane	ously.).		g •							
	<b>RFO/RFOEN</b>	Receive F	Receive FIFO Overflow Enable bit									
		This bit is	This bit is set when the overflow condition of receive FIFO occurs. Write "1" to enable									
		interrupt.	interrupt. The flag can be cleared by software by writing "0" to this bit (The interrupt is									
		disabled s	simultaneously	r.), or by FIFO	reset.							
	RFU/RFUEN	Receive F	IFO Underflov	v Enable bit								
		The flee o	set when und	erflow conditio	n of receive Fi	FO occurs. W	rite "1" to enat	ne interrupt.				
		or by FIF(	an be cleareu O reset	by writing 0		interrupt is us	Sableu Simula	neousiy.),				
	TFO/TFOEN	Transmit I	FIFO Overflow	Interrupt Ena	ble bit							
		This bit is	set when ove	rflow condition	of transmit FI	=O occurs. Wr	ite "1" to enab	le interrupt.				
		The flag c	The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.), or									
		by FIFO r	eset.									
	FERR/FERREN	I Framing E	Error Enable b	it								
		This bit is	set when fram	ning error occu	irs as the byte	is received. W	/rite "1" to enal	ble				
		interrupt.	I ne flag must	be cleared by	writing 0 to tr	nis bit ( i ne int	errupt is disab	ea				
		Tranemit I	Messare Com	nletion Interru	nt Enable hit							
		This bit is	set when all n	nessages in th	e TX FIFO are	transmitted a	nd thus the TX	( FIFO				
		becomes	empty. Write "	1" to enable in	terrupt. The fla	ag must be cle	ared by writing	a "0" to this				
		bit (The in	terrupt is disa	bled simultane	ously.).	0	,	,				

#### SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	EUART2 Receive Data Register								
WR	EUART2 Transmit Data Register								

This register is the virtual data buffer register for both receive and transmit FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.



EUART2 can be configured to add LIN capability. The major enhancement of LIN includes master/slave configurations, auto baud-rate synchronization, and frame based protocol with header. Under LIN extension mode, all EUART2 registers and functions are still effective and operational. LIN is a single-wire bus and it requires external components to combine RX and TX signals externally. LIN is frame base and consists of message protocols with master/slave configurations. The following diagram shows the basic composition of a header message sent by the master. It starts with BREAK, the SYNC byte, ID bytes, DATA bytes, and CRC bytes.



A LIN frame structure is shown and the frame time matches the number of bits sent and has a fixed timing.



LIN bus protocol is based on frame. Each frame is partitioned into several parts as shown above. For master to initiate a frame, the software follows the following three procedures.

(a) Initiate a SBK command. (SW needs to check if the bus is in idle state, and there is no pending transmit data).

(b) Write "55" into TFIFO.

(c) Write "PID" into TFIFO.

Wait for SBK to complete interrupts and then write the following transmit data if applicable. (This is optional.) The following diagram shows Finite State Machine (FSM) of the LIN extension and is followed by registers within EUART2.







	· · ·			. ,								
	7	6	5	4	3	2	1	0				
RD	LINEN	MASEN	ASU	MASU	SBK		BL[2:0]					
WR	LINEN	MASEN	ASU	MASU	SBK		BL[2:0]					
	LINEN	LIN Enabl	e (1: Enable /	0: Disable)								
		LIN heade	er detection / t	ransmission is	functional whe	en LINEN = 1.						
		% Before enabling LIN functions, the EUART2 registers must be set correctly $:$ 0xB0 is										
		recomme	nded for SCO	N2.								
MASEN Master Enable bit (1: Master / 0: Slave) and LIN operating mode selection. This bit is												
	changeable only when LINEN = 0 (must clear LINEN before changing MASEN).											
	ASU AUTO-SYNC UPDATE ENABLE (1: ENABLE / U: DISABLE). Write UNIY.											
		an ASUII ii	nterrunt when	receiving a va	lid SYNC field			J and issue				
		If ASU is (	0. the LIN cont	troller will only	notice the svn	chronized bau	d rate in SBRI	[15-0] by				
		issuing an	RSI interrupt.									
		ASU should not be set under UART mode. ASU capability is based on the message										
		containing BREAK and SYNC field in the beginning.										
		When ASU=1, the auto sync update is performed on every receiving frame and is updated										
		frame by frame.										
	MACH	When AS	UIS SET TO 1, L	ININTEN(SYN	ICIVID] should	also be set to	1.					
	MASU	MASH is meaningful only if ASH-0. MASH-1 will enable the auto sync undate on the next										
		received frame only. It is self-cleared when the sync undate is completed. The software										
		must set MASU again if another auto sync operation is desired.										
		When MA	SU is set to 1,	LININTEN[SY	NCMD] shoul	d also be set t	o 1.					
	SBK	Send Break (1: Send / 0: No send request)										
		LINEN an	d MASEN sho	uld be set befo	ore setting SBI	<. When LINE	N and MASEN	I are both 1,				
		set SBK to send a bit sequence of 13+BL[2:0] consecutive dominant bits and 1 recessive bit										
		(Break Delimiter). Once SBK is set, this bit represents the "Send Break" status and										
		CAININO I be cleared by writing to 0; instead, clearing LINEIN cancels the "Send Break" action. In normal cases, SBK is cleared automatically when the transmission of Break										
		Delimiter is completed.										
	BL[2:0]	Break Ler	igth Setting									
		Break Ler	ngth = 13 + BL	[2:0]. Default E	3L[2:0] is 3'b000.							

#### LINCTRL (0xA090) LIN Status/Control RegisterR/W (0x00)

#### LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF)

	7	6	5	4	3	2	1	0		
RD		LCNTR15-8]								
WR		LINTMR[15-8]								

#### LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF)

	7	6	5	4	3	2	1	0		
RD	LCNTR[7-0]									
WR	LINTMR[7-0]									

LCNTR[15-0] is read only and is an internal 16-bit counter clocked by the baud rate clock. LINTMR[15-0] is write only and is the timer limit for LCNTR[15-0]. If MASEN=1 as LIN master mode, this timer is used to generate Frame time base. The internal counter LCNTR[15-0] is cleared whenever a "SEND BREAK" command is executed, and when the counter reaches LINTMR [15-0] (LCNTR[15-0] >= LINTMR[15-0]), a LCNTRO interrupt is generated. Therefore, the software can write a Frame Time value into LINTMR and use interrupts to initiate frames. If MASEN=0 as LIN slave mode, this timer is used for determining the accumulated bus idle time. The internal counter is cleared whenever an RX transition occurs. When the internal counter reaches LINTMR[15-0], a LCNTRO interrupt is generated. The software can use this interrupt to enter sleep mode by writing the required bus idling time into LINTMR[15-0].

#### LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte RO (0x00)

	7	6	5	4	3	2	1	0	
RD	SBR[15-8]								
WR	BR[15-8]								



#### LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte (0x00) RO

	7	6	5	4	3	2	1	0				
RD		SBR[7:0]										
WR				BR[	7-0]							
	SBR[15-0] The acquired Baud Rate under LIN protocol. This is read only.											

SBR[15-0] is the acquired baud rate from last received valid sync byte. SBR is meaningful only in LIN-Slave mode. 5-01 The Baud Bate Setting of ELIABT/LIN. This is write only. BB[15-0] can not be 0

BR[15-0] The Baud Rate Setting of EUART/LIN. This is write only. BR[15-0] can not be 0. BUAD RATE = SYSCLK/BR[15-0]

When a slave receives a BREAK followed by a valid SYNC field, a RSI interrupt is generated and the acquired baud rate from SYNC field is stored in SBR[15-0]. The acquired baud rate is BAUD RATE = SYSCLK/SBR[15-0]. The software can just update this acquired value into BR[15-0] to achieve synchronization with the master. If Auto-Sync Update (ASU) register bit is enabled under LIN slave mode, LIN controller will automatically perform the update of BR[15-0] with SBR[15-0] and issue another ASUI interrupt when receiving a valid SYNC field.

#### LININT (0xA095) LIN Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0					
RD	RXST	BITERR	LSTAT	LIDLE	ASUI	SBKI	RSI	LCNTRO					
WR	LBKEN	BITERR	BECLRX	BECLRR	ASUI	SBKI	RSI	LCNTRO					
	RXST	Receive	Receive Status										
		RXST is	RXST is set by hardware when a START bit is detected. It is cleared when STOP conditio										
		is detecte	is detected.										
	LBKEN	Enable E		ick lest									
		When LE	SKEN=1, EUA	RI2 enters into	loopback mo	de, with its TX	output conne						
		outout	поорраск то	ue, correspond	ang MFCFG b		ared to preven						
	IBKEN	Loopbac	k Enable										
	BITERR	Bit Error	Flag										
		If BERIE	=1, BITERR is	set by hardwa	are when the re	eceived bit doe	es not match tr	ansmit bit,					
		and then	this error gene	erates an inter	rupt. BITERR	must be clear	ed by software	).					
	BECLRX	Bit Error	Force Clear T	ransmit Enable	e								
		If BECLF	X=1, hardwar	e will immedia	tely disable cu	rrent transmis	sion and clear	TX state					
		machines	s and FIFO wh	ien BITERR is	set by hardwa	are.							
	BECLER		Force Clear R	ECEIVE Enab	le talv diaabla av	reast reception	and clear DV	atata					
		machine	x = 1, haruwan s and FIFO wh	e will illineula nan RITERR is	set by hardwa			Sidle					
	LSTAT	LIN Bus	Status bit (1: F	Recessive / 0: 1	Dominant), Re	ad only.							
		LSTAT =	1 indicates th	at the LIN bus	(RX pin) is in	recessive state	Э.						
	LIDLE	LIDLE is	1 when LIN bu	us is idle and r	ot transmitting	/receiving LIN	header or dat	а					
		bytes. T	his bit is read o	only. It is 1 wh	en LINEN = 0.	_							
	ASUI	Auto-Syr	nc Updated cor	mpletion Interr	upt (1: Set / 0:	Clear)							
		This flag	is set when au	to baud rate s	ynchronizatior	has been cor	npleted and B	R[15-0] has					
		been upo	lated with SBF	{[15-0] by hard	dware. It must	be cleared by	writing "1" to the	nis bit.					
	SBKI	Send Bre	eak Completion	n Interrupt bit (	1: Set / 0: Clea	ar) ust he cleared	by writing "1"	ta thia hit					
	RSI	Receive	Sync Complet	ion Interrunt hi	t (1. Set / 0. C	ust be cleared	by writing i						
	nor	This flag	is set when a	valid Sync byt	e is received for	ollowing a Bre	ak It must be i	cleared by					
		writing "1" to this bit.											
	LCNTRO	LIN Cour	nter Overflow I	nterrupt bit (1:	Set / 0: Clear)	)							
		This flag this bit.	is set when th	e LIN counter	reaches 0xFF	FF. It must be	cleared by wri	ting "1" to					

#### LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	LINTEN	BERIE	SYNCMD	SYNCVD	ASUIE	SBKIE	RSIE	LCNTRIE
WR	LINTEN	BERIE	SYNCMD	EUARTOPL	ASUIE	SBKIE	RSIE	LCNTRIE



LINTEN	LIN Interrupt Enable (1: Enable / 0: Disable)
	Set to enable all LIN interrupts. LINT flags should be checked before setting or modifying.
BERIE	Bit Error Interrupt Enable (1:Enable/ 0:Disable)
SYNCMD	Synchronization Mode Selection
	SYNCMD=1 will automatically re-synchronize with newly received message frame and
	update the baud rate register with newly acquired baud rate. SYNCMD should be set to 1 when either ASU or MASU is 1
SYNCVD	Synchronization Valid Status
0111012	SYNCVD is updated by the hardware when SYNCMD=1. SYNCVD is set to 1 if the auto
	synchronization is successful.
EUARTOPL	EUART/LIN output polarity
	EUARTOPL=1 will reverse the transmit output polarity.
ASUIE	Auto-Sync Update Interrupt Enable (1: Enable / 0: Disable)
SBKIE	Send Break Completion Interrupt Enable (1: Enable / 0: Disable)
RSIE	Receive Sync Completion Interrupt Enable (1: Enable / 0: Disable)
LCNTRIE	LIN Counter Overflow Interrupt Enable (1: Enable / 0: Disable)

#### LINTCON (0xA0B0h) LIN Time Out configuration R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN		
WR	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN		
	RXDTO[0]	RXD Dom	inant Time Ou	t Timer [0]						
		This is con	nbined with R	KDTOH and R	XDTOL to form	n RXDTO[16-0	)]			
	LINRXFEN	LIN Break	State Exit whe	en RXD domin	ant fault occur	S.				
	LINRXFEN=1 configures the automatic BREAK state exit under RXD dominant fault									
		conditions								
		LINRXFEN	l=0 disables th	nis automatic e	exit (Not affect	other break ex	kit conditions.)	. Software		
		must take	care of the LIN	I state machin	e.					
	RXDDEN	RXD Dom	inant Fault Inte	errupt Enable						
	RXDD_F	RXD Dom	inant Fault Inte	errupt Flag						
		RXDD_F is	s set to 1 by h	ardware and m	nust be cleared	d by software.				
	TXDDEN	TXD Domi	nant Fault Inte	errupt Enable						
	TXDD_F	TXD Domi	nant Fault Inte	errupt Flag						
		TXDD F is set to 1 by hardware and must be cleared by software.								
	TXTOWKE TXD Dominant Timeout Wakeup Enable									
	RXTOWKE RXD Dominant Timeout Wakeup Enable									
יעהדהעי										

#### TXDTOL (0xA0B1h) LIN TXD Dominant Time Out LOW Registers R/W (0x00)

	7	6 5 4		4	3 2 1					
RD	TXDTO[7:0]									
WR	TXDTO[7:0]									

#### TXDTOH (0xA0B2h) LIN TXD Dominant Time Out HIGH Registers R/W (0x00)

	7 6 5		4	3	2	1	0			
RD	TXDTO[15:8]									
WR	TXDTO[15:8]									

TXDTO TXD Dominant Time Out (TXDTO +1) \* IOSCCLK

#### RXDTOL (0xA0B3h) LIN RXD Dominant Time Out LOW Registers R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	RXDTO[8-1]										
WR	RXDTO[8:1]										



RXDTO	TOH (0xA0B4h) LIN RXD Dominant Time Out HIGH Registers R/W (0x00)											
	7	6	5	4	3	2	1	0				
RD				RXDT	D[16-9]							
WR				RXDT	D[16-9]							
	RXDTO	RXD Dor	ninant Time O	ut (RXDTO[16	6-0] +1) * IOS	CCLK						
BSDCL	SDCLRL (0xA0B5h) Bus Stuck Dominant Clear Width Low Registers R/W (0x00)											
	7	6	5	4	3	2	1	0				
RD				BSDCI	_R[7-0]							
WR	BSDCLR[7-0]											
BSDCL	SDCLRH (0xA0B6h) Bus Stuck Dominant Clear Width High Registers R/W (0x00)											
	7 6 5 4 3 2 1 0											
RD	BSDCLR[15-8]											
WR	BSDCLR[15-8]											
	BSDCLR	Bus Stuc	k Dominant Cl	ear Time (BS	DCLR[15-0] +	-1) * SOSC32	KHz					
BSDAC	CT (0xA0B8h)	Bus Stuck D	ominant Activ	ve Width Reg	isters R/W (0	0x00)						
	7	6	5	4	3	2	1	0				
RD				BSDA	CT[7-0]							
WR				BSDA	CT[7:0]							
	BSDACT	Bus Stuc	k Dominant Ac	ctive Time (BS	SDACT[7-0] +	1) * SOSC32ł	<hz< td=""><td></td></hz<>					
BSDW	<b>C (0xA0B7h</b>	Bus Stuck E	Dominant Fau	It Wakeup co	onfiguration	R/W (0x00)						
	7	6	5	4	3	2	1	0				
RD	BSDWF	BFWF	BSDWEN	BFWEN		WKF	LT[3-0]					
WR	BSDWF	BFWF	BSDWEN	BFWEN		WKF	LT[3-0]					
	WKFLT[3-0] LIN Wakeup time (WKFLT[3-0]+1) * SOSC32KHZ   BFWEN LIN Wakeup/Interrupt Enable											

BFWF LIN Wakeup Interrupt Flag

BFWF is set to 1 by hardware and must be cleared by software

BSDWENLIN Bus Stuck Wakeup Interrupt EnableBSDWFLIN Bus Stuck Wakeup Interrupt Flag



#### Serial Peripheral Interface (SPI) 6.

The Serial Peripheral Interface (SPI) is an enhanced synchronous serial hardware, which is compatible with Motorola's SPI specifications. The SPI Controller includes 4-bytes FIFO for both transmit and receive. SPI Interface uses Master-Out-Slave-In (MOSI), Master-In-Slave-Out (MISO), Serial Clock (SCK) and Slave Select (SSN) for interface. SSN is low active and only meaningful in slave mode.

We have application notes SPI-CS89xx AP note.pdf to describe how to use the SPI by polling or by interrupt handling.

	7	6	5		4		3	2		1	0
RD	SPIE	SPEN	MST	R	CPOL		CPHA	SCK	E	SICKFLT	SSNFLT
WR	SPIE	SPEN	MST	R	CPOL		CPHA	SCK	E	SICKFLT	SSNFLT
	SPIE SPEN	SPI interf	ace Inter	rupt E	Enable bit						
	MSTR	SPI Mast	ace Ellar er/Slave	Switc	h. Set as a n	nasti	er: clear ag	s a slave			
	CPOL	SPI interf	ace Pola	ritv bi	t: Set to con	fiau	re the SCk	to stav l	HIGH	while the SP	interface is
		idling and	I clear to	keep	it LOW.	3-		,			
	CPHA	Clock Ph	ase Cont	rol bit	: If CPOL=0	, set	to shift ou	utput data	at ris	sing edge of S	SCK, and clear
		to shift ou	utput data	at fa	lling edge of	SC	K. If CPOL	=1, set to	shift	output data a	at falling edge
	SCKE	Clock Ed	no Soloci	tion h	it for Master	Mod	laing euge	01 30K.			
	JORE	SCKF - (	SDI and		) use opposi	te S	CK ednes				
		SCKE = 1	SDI and		) use the sar	ne S	SCK edges.	:			
		CPOL. C	PHA and	SCK	E together d	efine	e the edge	relations	hip b	etween SCK e	edaes used for
		sampling	SDO/SD	l as s	hown in the	follo	wing table	. Here R	mea	ns rising edge	and F means
		falling ed	ge.								
		SCKE			LIA N	1AS	ΓER	SLA	٨VE		
		SURE	OFUL	0F	SD		SDO	SDI	SD	0	
0 0 0 R F R F											
	0 0 1 F R F R										
		0	1	C	) F		R	F	R		
		0	1	1	R		F	R	F		
		1	0	C	) F		F	R	F		
		1	0	1	R		R	F	R		
		1	1	C	) R		R	F	R		
		1	1	1	F		F	R	F		
	SSNFLT	Enable no	oise filter	funct	ion on signa	SS	N				
	SICKFLT	Enable no	oise filter	funct	ion on signa	ls SI	OI and SCI	K			
SPIMR	(0xA2) SPI M	ode Control I	Register	R/W	(0x00)						
	7	6	5		4		3	2		1	0
RD	ICNT1	ICNT0	FCLF	7	-		SPR[2]	SPR[	1]	SPR[0]	DIR
WR	ICNT1	ICNT0	FCLF	R	-		SPR[2]	SPR[	1]	SPR[0]	DIR
	ICNT1, ICNT	0 FIFO Byte	e Count 7	Thres	hold						
		This sets	the FIFC	) three	shold for gen	erat	ing SPI int	errupts.			
		00 –the ir	nterrupt is	s gene	erated after 1	l byt	e is sent o	r receive	d;		
		01 - the interrupt is generated after 2 bytes are sent or received;									
		10 - the interrupt is generated after 3 bytes are sent or received;									
		11 –the interrupt is generated after 4 bytes are sent or received.									
	FGLK		ar/Reset								
	Set to clear and reset transmit and receive FIFU										
	SPR[2-0] SPI Clock Rate Setting. This is used to control the SCK clock rate of SPI interface.										
		000-301	x = 3130	עוזע4	,						

#### SPICR (0xA1) SPI Configuration Register R/W (0b001000xx)



	001 – SCK = SYSCLK/6;
	010 - SCK = SYSCLK/8;
	011 – SCK = SYSCLK/16;
	100 - SCK = SYSCLK/32;
	101 – SCK = SYSCLK/64;
	110 – SCK = SYSCLK/128;
	111 – SCK = SYSCLK/256.
DIR	Transfer Format
	DIR=1 uses MSB-first format.
	DIR=0 uses LSB-first format.

#### SPIST (0xA3) SPI Status Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	SSPIF	ROVR	TOVR	TOVR TUDR RFULL REMPT		TFULL	TEMPT				
WR	SSPIF	ROVR	TOVR	TUDR	-	-	-	-			
	SSPIF	SPI Interrupt Flag bit. Set by hardware to indicate the completion of data transfer. Clear by assigning this bit to 0 or disabling SPI.									
	ROVR	Receive FIFO-overrun Error Flag bit. When Receiver FIFO Full Status occurs and SPI receives new data, ROVR is set and generates an interrupt. Clear by assigning this bit to 0 or disabling SPI.									
	TOVR	Transmit data is wi disabling	FIFO-overrun ritten, TOVR is SPI.	Error Flag bit s set and gene	. When Transi erates an inter	ers FIFO Full rupt. Clear by	Status occurs assigning this	and new bit to 0 or			
	TUDR	Transmit transmiss disable S	Under-run Err sion occur, TU PI.	or Flag bit. W DR is set and	hen Transfers generates an	FIFO Empty States interrupt. Clear	Status and ne ar by written 0	w data to this bit or			
	RFULL	Receive I	FIFO Full Stat	us bit. Set wh	en receiver Fl	FO is full. Rea	d only.				
	REMPT	Receive FIFO Empty Status bit. Set when receiver FIFO is empty. Read only.									
	TFULL	Transmitter FIFO Full Status bit. Set when transfer FIFO is full. Read only.									
	TEMPT	Transmitter FIF0 Empty Status bit. Set when transfer FIFO is empty. Read only.									

#### SPIDATA (0xA4) SPI Data Register R/W (0xXX)

	7	6	5	4	3	2	1	0	
RD	SPI Receive Data Register								
WR	SPI Transmit Data Register								

#### 6.1 SPI Master Timing Illustration

#### 6.1.1 <u>CPOL=0 CPHA=0</u>

#### SPI MODE TIMING, MASTER MODE



# LUMISSIL MICROSYSTEMS

### IS32CS8975

#### 6.1.2 <u>CPOL=0 CPHA=1</u>



#### 6.1.3 <u>CPOL=1 CPHA=0</u>





#### 6.1.4 <u>CPOL=1 CPHA=1</u>

SPI MODE TIMING, MASTER MODE SPEN SCK(CPOL=1, CPHA=1) MOSI bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 MISO (SCKE=0) bit7 bit0 MISO (SCKE=1) bit7 bit0 SSPIF



#### 6.2 SPI Slave Timing Illustration

#### 6.2.1 <u>CPOL=0 CPHA=0</u>



#### 6.2.2 <u>CPOL=0 CPHA=1</u>





#### 6.2.3 <u>CPOL=1 CPHA=0</u>



#### 6.2.4 <u>CPOL=1 CPHA=1</u>





#### 7. <u>Timer with Compare/Capture and Quadrature Encoder</u>

The Timer/Capture unit is based on a 16-bit counter with pre-scalable SYSCLK as counting clock. The count starts from 0 and reloads when reaching TC (terminal count). TC is reached when the count equals period value. Along with the counting, the count value is compared with COMP and when it matches, a CC condition is met. Note that both PERIOD and COMP register are double buffered, and therefore any new value is updated after the current period ends. TC and CC can be used for triggering interrupt and routed to GPIO. The output pulse width of TC and CC is programmable. For CC, it can also be configured as a PWM output. There are two data registers to capture events. The capture event can be from external signals from GPIO (XCAPT) with edge selection option, from QE block, or triggered by software. The software can also select if to reset the counter or not, and this option gives a simpler calculation of consecutive capture events without any offset. The following block diagram shows the TCC implementations.



#### TCCFG1 (0xA050h) TCC Configuration Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TCEN		TCCS[2-0]		CCSE	L[1-0]	TCSEL	RUNST
WR	TCEN		TCCS[2-0]     CCSEL[1-0]     TCSEL     RI					
T	CEN	TC Enab TC = 0 d and CC a TC = 1 e then cou TC Clock 000 S <sup>1</sup> 001 S <sup>1</sup>	isables TC. In are also set lov nable TC. RU nter is in pause Scaling /SCLK /SCLK/2	disabled state, v. N bit also need e mode.	TCCNT, and s to set to 1 to	TCCPTR/TCC	CPTF are clean	red to 0. TC if RUN=0
		010 S` 011 S` 100 S` 101 S` 110 S` 111 S`	YSCLK/4 YSCLK/8 YSCLK/16 YSCLK/32 YSCLK/64 YSCLK/128					
Ĺ	CSEL[1-0]	CC Outp 00 P\ 01 P\ 10 P\ 11 P\	ut Pulse Selec N = 16 TCCLK N = 64 TCCLK NM Waveform NM Toggle wa	t (CC = low whe veform (CC tog	n TCCNT < Cl gles when TC	MP, CC = hig CNT = CMP).	h when TCCN	T >= CMP).
Т	CSEL	TC Outp 0 P\ 1 P\	ut Pulse Selec N = 16 TCCLK N = 64 TCCLK	t				





#### TCCFG2 (0xA051h) TC Configuration Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	-	IDXST	PHAST	PHBST	TCPOL	CCPOL	TCF	CCF		
WR	RSTTC	-	-	-	TCPOL	CCPOL	TCF	CCF		
F	RSTTC	Reset TC Writing R TC count	; STTC "1" will er is put in ST	reset the TC co OP mode. To r	unter and capt resume countir	ure registers a. RUN bit m	. Once counte	r is cleared, software.		
l F	DXST PHAST	Index Inp PHA inpu	ut real-time sta it real-time sta	atus tus		ig, i tort olt i				
F	PHBST ICPOL	PHB inpu TC outpu	it real-time sta t polarity	tus						
כ ד		CC outpu	it polarity	ot Elag						
·		TCF is se "0".	et to "1" by har	dware when ter	minal count oc	curs. TCF m	ust be cleared	by writing		
C	CCF	Compare Match Interrupt Flag CCF is set to "1" by hardware when compare match occurs. CCF must be cleared by writing "0".								

#### TCCFG3 (0xA052h) TC Configuration Register 3 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	-	-
WR	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	SWCPTR	SWCPTF
	ENTC ENCC QECEN	TC Interrup CC Interrup QE Capture QECEN=1	ot Enable ot Enable e Enable uses QE outp	ut event as ca	apture event.			
C	JFTOLN	If CPTCLR capture val	=1, the TCCN ue with identic =0, the capture	T is cleared to al initial value e event does	o 0 after each d e. not affect the <sup>-</sup>	capture event	. This allows o	continuous



XCREN	External Rising Edge Capture Enable
	XCREN=1 uses external input rising edge as capture event.
XCFEN	External Falling Edge Capture Enable
	XCFEN=1 uses external input falling edge as capture event.
SWCPTR	Software Capture R
	Writing "1" to SWCPTR will generate a capture event and capture the count value into
	TCCPTR register. This bit is cleared by hardware.
SWCPTF	Software Capture F
	Writing "1" to SWCPTF will generate a capture event and capture the count value into
	TCCPTF register. This bit is cleared by hardware.

All capture sources are not mutually exclusive, i.e., allow several capture sources to coexist.

#### TCPRDL (0xA054h) TC Period Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0
RD				TCCN	IT[7-0]			
WR				TCPR	D[7-0]			

#### TCPRDH (0xA055h) TC Period Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TCCNT15-8]								
WR	TCPRD[15-8]								

Note: Writing of PERIOD register must be done high byte first, and then low byte. The writing takes effect at low byte writing. When reading the TCPRD register, it returns the current count value TCCNT[15-0].

#### TCCMPL (0xA056h) TC Compare Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TCCMP[7-0]							
WR	TCCMP[7-0]							

#### TCCMPH (0xA057h) TC Compare Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	TCCMP15-8]								
WR	TCCMP[15-8]								

Note: Writing of COMPARE register must be done high byte first, and then low byte. The writing takes effect at low byte writing.

#### TCCPTRL (0xA060h) TC Capture Register R Low R/W (0x00)

	7	6	5	4	3	2	1	0
RD				TCCP	TR[7-0]			
WR					-			

#### TCCPTRH (0xA061h) TC Capture Register R High R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TCCPTR15-8]								
WR	-									

#### TCCPTFL (0xA062h) TC Capture Register F Low R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TCCPTF[7-0]								
WR	-									



CCPTFH (0xA063h) TC Capture Register F High R/W (0x00)								
	7	6	5	4	3	2	1	0
RD	TCCPTF[15-8]							
WR	-							

The quadrature encoder is clocked by a scaled SYSCLK and has three external inputs through GPIO multifunctions. Three inputs include two signals of 90 degrees phase difference, PHA and PHB, and an index indicating the terminal of the encoder. QE can function as an independent function block and can be configured to couple with TCC and use TCC to calculate the speed information of the encoder. Using TCC to capture TCC count value using the Index input of QE or terminal count of QE, the speed of QE input can be calculated. The QE unit implementation is shown in the following block diagram.



QE Counter is in signed integer format, the MSB (Bit 15) indicates the sign, and reload action causes the counter to load a default value 0x8000. The corresponding maximum count register thus only have 15 valid bits, MSB bit 15 is not used. The reload action is triggered either by external INDEX event or terminal count condition when counter absolute value reaches (equals) to MAXCNT value.

#### QECFG1 (0xA070h) TCC Configuration Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0
RD	QEMO	DE[1-0]	QECS[1-0]		SWAP	DBCS[2-0]		
WR	QEMODE[1-0]		QECS[1-0]		SWAP	DBCS[2-0]		
MODE[1-0] QE Mode								

MODE[1-0]

00 – Disable QE

01 - 1X mode

10 - 2X mode

11 - 4X mode



QECS[1-0]	QE (	lock Scaling		
	00	SYSCLK/4		
	01	SYSCLK/16		
	10	SYSCLK/64		
	11	SYSCLK/256		
SWAP	Swa	p PHA and PHB		


DBCS[2-0	1
0-2000	Т

De-Bo	ounce Clock Scaling
000	Disable de-bounce
001	SYSCLK/2
010	SYSCLK/4
011	SYSCLK/8
100	SYSCLK/16
1/32	SYSCLK/32
1/64	SYSCLK/64
1/128	SYSCLK/128
1/256	SYSCLK/256
De-bo	unce time is three DBCS period.

### QECFG2 (0xA071h) QE Configuration Register 2 R/W (0x00)

		7	6	5	4	3	2	1	0				
R	D	DIR	ERRF	RLDN	1[1-0]	TCF	IDXF	DIRF	CNTF				
Ν	/R	-	ERRF	RLDN	1[1-0]	TCF	IDXF	DIRF	CNTF				
	D	VIR	Direction S	tatus			1						
			Indicate UP/DOWN direction.										
	ERRF		Phase Error Flag										
			ERRF is set to 1 by hardware if PHA and PHB change value at the same time. ERRF must										
			be cleared	by software.									
	R	RLDM[1-0]	QE Counte	r Reload Mod	е								
	RLDM[1-0] = 00 No Reload, QECNT will count up/down cycling through 0x0000 or 0xFFFF												
			RLDM[1-0] = 01 Reload using Index event.										
	Reload QECNT=0 when Index==1 && UP												
			Relo	ad QECNT=C	EMAX when	Index==1 && I	DOWN						
			RLDM[1-0]	= 10 Reload ι	using TC ever	nt.							
			Relo	ad QECNT=0	when QECN	T==QEMAX &	& UP						
			Relo	ad QECNT=C	EMAX when	QECNT==0 &	& DOWN						
			RLDM[1-0] = 11 Reload using both Index and TC events										
			Combine Index and TC events and reload whichever occurs first.										
	Т	CF	TC Event I	nterrupt Flag									
			TCF is set	by hardware v	when a TC ev	ent interrupt ha	as occurred.	TCF needs to I	cleared				
			by software	by writing "0"									
	IL	JXF	Index Ever	t Interrupt Fla	g								
			IDXF is set	by hardware	when an Inde	ex event interru	pt has occurr	ed. IDXF need	ls to be				
			cleared by	writing "0".									
	D	NRF	Direction C	nange Event i	nterrupt Flag								
				IRE is set by hardware when a Direction change event interrupt has occurred. DIRE needs									
	0			ed by writing to	J.								
	C			inge Event Inte	when a OF a	ount obonco o	wont interrund	theo occurred	ONTE				
			needs to be	e cleared by w	men a Q⊏ 0 riting "0"	Journ change e		i nas occurred.	UNIF				

### QECFG3 (0xA072h) QE Configuration Register 3 R/W (0x00)

			-						
	7	6	5	4	3	2	1	0	
RD	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXN	<i>I</i> [1-0]	
WR	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXM[1-0]		
IENTC Interrupt Enable for TC TC condition for QE is defined as the following conditions. 1. QECNT=QEMAX when UP 2. QECNT=0 when down									
l		Interrupt Er	hable for Index	( event					
		Interrupt E	hable for Direc	tion change					
IDXEN Index Input Enable									



	IDXEN=0 gates out of the external INDEX input and is gated to 0.
	IDXEN=1 allows external INDEX.
IDXM[1-0]	Index Match Selection. This is applicable only for X2 and X4 modes.
	00 = up phase 00 $\rightarrow$ 10 ; down phase 10 $\rightarrow$ 00
	01 = up phase 10 $\rightarrow$ 11 ; down phase 11 $\rightarrow$ 10
	$10 = up \text{ phase } 01 \rightarrow 00$ ; down phase $00 \rightarrow 01$

11 = up phase  $11 \rightarrow 01$ ; down phase  $01 \rightarrow 11$ 

### QECNTL (0xA074h) QE Counter LOW R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	QECNT[7-0]									
WR	QECNTINI[7-0]									

### QECNTH (0xA075h) QE Counter High R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QECNT[15-8]								
WR	QECNTINI[15-8]								

Reading QECNT will return the current QE counter value. Writing QECNT will set the current count value. Writing QECNT is allowed only when QE is in disabled state.

#### QEMAXL (0xA076h) QE Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QEMAX[7-0]								
WR	QEMAX[7-0]								

#### QEMAXH (0xA077h) QE Counter High R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QEMAX[15-8]								
WR	QEMAX[15-8]								

QEMAX holds the maximum count of the QE counter. When QEMAX is reached, a TC event is triggered and QE counter is reloaded.



### 8. <u>PWM Controller</u>

PWM controller provides programmable 6 channels 12/10/8 bit PWM center-aligned duty cycle outputs. The counting clock of PWM is programmable and the base frequency of the PWM is just the counting clock divided by 8192/2048/512 for 12/10/8 bit configurations due to center-alignment counting. PWM outputs are multiplexed with GPIO ports.

#### PWMCFG1 (0xA080h) PWM Clock Scaling Setting Register R/W (0x00)

	7	6	5	4	3	2		1	0		
RD	PWMEN	MODE[1-0]			CS[4-0]						
WR	PWMEN	MOD	E[1-0]		CS[4-0]						
F	WMEN NODE[1-0]	PWM Co PWMEN: PWMEN: PWM Re 00 = 8-b 01 = 10- 10 = 12- 11 = Res	ntroller Enal =0 clears the =1 allows no solution Sel bit -bit bit served	ble e counter, re rmal running ect	ter, reset the PWM state and all channel outputs are forced to 0. unning operation of PWM controller.						
C	CS[4-0]	PWM Co The cour	unting Clock	CS[4-0]+1)							

### PWMCFG2 (0xA081h) PWM Interrupt Enable and Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	ZTRGEN	CTRGEN	ZINTEN	CINTEN	-	-	ZINTF	CINTF			
WR	ZTRGEN	CTRGEN	ZINTEN	CINTEN	-	-	ZINTF	CINTF			
Z ( Z	ZTRGEN CTRGEN ZINTEN	Zero ADC Trigger Enable Center ADC Trigger Enable Zero Interrupt Enable ZINTEN=1 allows PWM Controller to generate an interrupt when counter is 0.									
C	CNTEN Center Interrupt Enable CINTEN=1 allows PWM Controller to generate an interrupt when counter is at the middle value.							e middle			
Z	ZINTF	Zero Interrupt Flag ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be cleared by software									
C	CINTF Center Interrupt Flag CINTF is set to 1 by hardware to indicate a Center interrupt has occurred. CINTF must be cleared by software.										

#### PWMCFG3 (0xA082h) PWM Configuration 3 Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	PRSEN	SYNC			PO	L[5-0]					
WR	PRSEN	SYNC			PO	L[5-0]					
PRSEN Pseudo-Random Sequence Enable   PRSEN Pseudo-Random Sequence Enable   PRSEN=1 will enable a pseudo random sequence toward   be an effective way to reduce EMI for output. When PRSE   cycle will be affected cycle by cycle, but the average duty   SYNC   Writing SYNC=1 will cause the loading of duty register on   purpose of this is to synchronize the timing of all the PWM   bardware after reloading is completed							WM output wic the instantane remains the sa extcount=0 eve nels. SYNC is	ous duty ame. ent. The cleared by			
P	POL[5-0]	Reading SYNC by software can tell whether reload has been in effect or not. Channel Polarity Control POL[J] = 0 for normal polarity and POL[J]=1 for reverse polarity.									



There are 6 PWMDTY registers to define the duty cycle of each PWM channel. If PWMDTY = 0, the output is 0. If PWMDTY = full, the output duty cycle is maximum to (period – 1)/period. PWMDTY is always double buffered and is loaded to duty cycle comparator when the SYNC bit is set and current counting cycle is completed. PWMDTY[7-0] is used for 8-bit PWM output, PWMDTY[9-0] is used for 10-bit, and PWMDTY[11-0] is used for 12-bit. Please note if PWMEN=0 (PWM is disabled), then writing to PWMDTY register is immediate active.

### PWM0DTYL (0xA084h) PWM0 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PWM0DTY[7-0]								
WR	PWM0DTY[7-0]								

#### PWM0DTYH (0xA085h) PWM0 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM0DTY[11-8]			
WR	-	-	-	-	PWM0DTY[11-8]			

### PWM1DTYL (0xA086h) PWM1 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PWM1DTY[7-0]								
WR	PWM1DTY[7-0]								

### PWM1DTYH (0xA087h) PWM1 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM1DTY[11-8]			
WR	-	-	-	-	PWM1DTY[11-8]			

### PWM2DTYL (0xA088h) PWM2 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PWM2DTY[7-0]								
WR	PWM2DTY[7-0]								

### PWM2DTYH (0xA089h) PWM2 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM2DTY[11-8]			
WR	-	-	-	-	PWM2DTY[11-8]			

### PWM3DTYL (0xA08Ah) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PWM3DTY[7-0]								
WR	PWM3DTY[7-0]								

### PWM3DTYH (0xA08Bh) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM3DTY[11-8]			
WR	-	-	-	-	PWM3DTY[11-8]			

### PWM4DTYL (0xA08Ch) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PWM4DTY[7-0]								
WR	PWM4DTY[7-0]								



PWM4DTYH (0xA08Dh) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM4DTY[11-8]			
WR	-	-	-	-	PWM4DTY[11-8]			

#### PWM5DTYL (0xA08Eh) PWM5 Duty Register LR/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PWM5DTY[7-0]								
WR	PWM5DTY[7-0]								

### PWM5DTYH (0xA08Fh) PWM5 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM5DTY[11-8]			
WR	-	-	-	-	PWM5DTY[11-8]			



#### 9. **Buzzer and Melody Controller**

The buzzer and melody controller can be used to generate a simple buzzer sound or a single tone melody. It contains a two note Ping-Pong buffer, each with programmable tone frequency, and duration/pause timer. The tone frequency is derived from SYSCLK divided by either 32 or 64, and the tone frequency is generated with resolution of 12-bit to support precision tone generation with wide octave span. The duration/pause timers can be programmed in 1ms/2ms/4ms/8ms steps. The two notes can be played sequentially once or can be played as Ping-Pong styles for melody. A POW (Power On Width) timer is also programmed in 1ms/2ms/4ms/8ms steps. POW timer can be used to generate external power control of the buzzer element. After either note A or B is started. POW timer will start.



#### 7 ~ ~ ~

	7	6	5	4	3	2	1	0	
RD	NTAFRQ[7-0]								
WR	NTAFRQ[7-0]								

### NTAFRQH (0xA041h) Note A Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		-		-	NTAFRQ[11-8]				
WR		-		-		NTAFR	Q[11-8]		

Tone frequency is SYSCLK/(32 or 64)/(NTAFRQ[11-0]+1).

### NTADUR (0xA042h) Note A Duration Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	NTADUR[7-0]								
WR	NTADUR[7-0]								

Tone duration is TU \* NTADUR[7-0]

### NTAPAU (0xA043h) Note A Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	NTAPAU[7-0]									
WR	NTAPAU[7-0]									

Tone pause is TU \* NTAPAU[7-0]

### NTBFRQL (0xA044h) Note B Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	NTBFRQ[7-0]								
WR	NTBFRQ[7-0]								



### 2CS8975

NTBFRC	QH (0xA045h) I	Note B Freque	ency Registe	r R/W (0x00)							
	7	6	5	4	3	2	1	0			
RD		-		-	NTBFRQ[11-8]						
WR		-		-	NTBFRQ[11-8]						
NTBDUR (0xA046h) Note B Duration Register R/W (0x00)											
	7	6	5	4	3	2	1	0			
RD				NTBD	JR[7-0]						
WR				NTBD	JR[7-0]						
NTBPAL	J (0xA047h) No	ote B Pause F	Register R/W	(0x00)							
	7	6	5	4	3	2	1	0			
RD				NTBP	AU[7-0]						
WR				NTBP	AU[7-0]						

### NTPOW (0xA049h) Note Power On Window Register R/W (0x00)

	-								
	7	6	5	4	3	2	1	0	
RD	NTPOW [7-0]								
WR	NTPOW [7-0]								

NTPOW defines a timer after either STARTA or STARTB. It uses the same time unit as duration and pause. When the timer expires, it generates an interrupt by setting INTFP bit.

### NTTU (0xA04Ah) Note Time Unit Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TU[1-0]		-	TBASE	-	-	INTEPOW	INTFP
WR	TU[1-0]		-	TBASE	-	-	INTEPOW	INTFP

TU[1-0]
---------

Time Unit TU[1-0] defines the time unit for duration, pause, and POW timer. This is derived from SOSC32KHz and not dependent on tone frequency setting. 00 = 1 msec01 = 2 msec10 = 4 msec11 = 8 msec TBASE **Tone Base Frequency Select** TBASE=0 uses SYSCLK/32 as base TBASE=1 uses SYSCLK/64 as base **INTEPOW POW Timer Interrupt Enable** INTFP POW Interrupt Flag INTFP is set by hardware when POW timer expires. It must be cleared by software.

### BZCFG (0xA048h) Buzzer Configure Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	BUSYB	BUSYA	
WR	BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	STARTB	STARTA	
В	BZEN Buzzer Control Enable BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. BZPOL BZOUT Polarity Setting BZPOL=1, BZOUT is inverted. BZPOI =0 BZOUT has normal polarity								
INTENB Note B End Interrupt Enable									



	INTENB=1 enables the note B end interrupt. The interrupt is triggered when note B playing is completed.
INTENA	Note A End Interrupt Enable
	INTENA =1 enables the note A end interrupt. The interrupt is triggered when note A playing is completed.
INTFB	Note B End Interrupt Flag
	INTFB is set to 1 by hardware if INTENB=1 and note B playing ends. INTFB needs to be cleared by writing 0.
INTFA	Note A End Interrupt Flag
	INTFA is set to 1 by hardware if INTENA=1 and note A playing ends. INTFA needs to be cleared by writing 0.
STARTB	Note B Start Command
	Writing STARTB=1 initiates a session output on the buzzer. Writing 0 to STARTB has no effect.
	STARTB is self-cleared when the note is completed.
STARTA	Note A Start Command
	Writing STARTA=1 initiates a session output on the buzzer. Writing 0 to STARTA has no effect.
	STARTA is self-cleared when the note is completed.
*** Note: If STAF	TA and STARTB are set to 1 at the same time, then Note A is played first followed by note
	B. Software can do this for a simple two-notes melody.
BUSYB	Note B is playing busy status.
	BUSYB is set to 1 by hardware when the output is active playing note B.
BUSYA	Note A is playing busy status.
	BUSYA is set to 1 by hardware when the output is active playing note A.



### 10. Core Regulator and Low Voltage Detection

An on-chip serial regulator converts VDD into VDDC for internal circuit supply voltage. Typical value for VDDC is 1.5V at normal mode. In sleep mode, a backup regulator with typical value of 1.3V supplies VDDC. The VDDC can be trimmed and the calibrated trim value for 1.5V is stored in IFB during the manufacture test.

### REGTRM (0xA000h) Regulator Trim Register R/W (0x80) TB protected

	7	6	5	4	3	2	1	0	
RD	REGTRM[7-0]								
WR		REGTRM[7-0]							

### 10.1 Supply Low Voltage Detection (LVD)

The supply Low Voltage Detection (LVD) circuit detects VDD < VTH condition and can be used to generate an interrupt or a reset. LVD defaults to be at disabled state to save power. An enabled LVD circuit consumes about 100uA to 200uA. The LVDTHD[6-0] sets the compare threshold according to the following equation when LVDTHV is the detection voltage.



LVDCFG (0xA010h) Supply Low Voltage Detection Configuration Register R/W (0x08) TB Protected except bit 0 LVTIF

	7	6	5	4	3	2	1	0
RD	LVDEN	LVREN	LVTEN	LVDFLTEN	-	-	-	LVTIF
WR	LVDEN	LVREN	LVTEN	LVDFLTEN	-	-	-	LVTIF
	VDEN VREN VTEN VDFLTEN VTIF	LVD Enable LVR Enable LVT Enable LVD Filter E LVDFLTEN around 30 t Low Voltag LVTIF is se	e bit. Set to tur e bit. LVREN = bit. LVTEN = Enable = 1 enables a usec. e Detect Intern t by hardware	rn on supply ve = 1 allows low = 1 allows low = 1 allows low = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1	oltage detection voltage detect voltage detect in the supply de tection occurs	on circuits. condition to c condition to g etection circuit and must be	cause a syster enerate an int ts. The filter is cleared by sof	n reset. errupt. s set at tware.



LVDTHD (0xA011h) Supply Low Voltage Detection Threshold Register R/W (0bx1111111) TB Protected

	7	6	5	4	3	2	1	0
RD	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0
WR	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0

LVDTHD = 0x00 will set the detection threshold at its maximum, and LVDTHD = 0x7F will set the detection threshold at its minimum.

#### LVDHYS (0xA012h) Supply Low Voltage Detection Threshold Hysteresis Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0
WR	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0

To ensure a solid Low Voltage detection, a digitally controlled hysteresis is used. If LVDHYEN=1, LVD is asserted as a new threshold defined by LVDHYS[6-0] instead of LVDTHD[6-0]. In typical applications, LVDHYS[6-0] should be set to be smaller than LVDTHD[6-0], such that the recovery voltage is higher than the detection voltage.



### 11. IOSC and SOSC

### 11.1 IOSC 16MHz/32MHz

An on-chip 16MHz/32MHz Oscillator with low-temperature coefficient provides the system clock to the CPU and other logic circuits. IOSC uses VDD15 as supply and can be calibrated and trimmed. The accuracy of the frequency is +/- 2% within the operating conditions. This oscillator is stopped and enters standby mode when CPU is in STOP/SLEEP mode and resumes oscillation when CPU wakes up.

#### IOSCITRM (0xA001h) IOSC Coarse Trim Register R/W (0x01) TB Protected

	7	6	5	4	3	2	1	0
RD		SSC	[3-0]		SSA	[1-0]	ITRM[1-0]	
WR		SSC	[3-0]		SSA[1-0] ITRM[1-0]			1[1-0]
S	SC[3-0]	SSC[3-0] d spectrum is	efines the spi s disabled.	n sweep rate.	If SSC[3-0] =	0000, then the	e spread	
spectrum is disabled. SSA[1-0] defines the amplitude range of spread spectrum frequency. The frequency changed by adding SSA[1-0] range to the actual IOSCVTRM[7-0]. SSA[1-0] = 11, +/- 32 SSA[1-0] = 10, +/- 16 SSA[1-0] = 01, +/- 8 SSA[1-0] = 00, +/- 4						uency is		
ITRM[1-0] ITRM[1-0] is the coarse trimming of the IOSC.								

### IOSCVTRM (0xA002h) IOSC Fine Trim Register B/W (0x80) TB Protected

	( )		- 3	. ( )				
	7	6	5	4	3	2	1	0
RD				IOSCVT	RM[7-0]			
WR				IOSCVT	RM[7-0]			

This register provides fine trimming of the IOSC frequency. The higher the value of IOSCVTRM, the lower the frequency is.

The manufacturer trim value is stored in IFB and is trimmed to 16MHz. The user program provides the freedom to set the IOSC at a preferred frequency if the program is able to calibrate the frequency. Once set, the IOSC frequency has an accuracy deviation within +/- 2% over the operation conditions. The following lists the range of the typical IOSC frequency for each trimming setting.

ITRM[1:0] = 2'b11, IOSC=27.4-36.8MHz

ITRM[1:0] = 2'b10, IOSC=25.5-34.3MHz

ITRM[1:0] = 2'b01, IOSC=14.1-19.2MHz

ITRM[1:0] = 2'b00, IOSC=12.2-16.5MHz

A hardware Spread Spectrum can be enabled for the IOSC. This is controlled by SSC[3-0]. When SSC[3-0] = 0, the spread spectrum is disabled, and IOSC functions normally as a fixed-frequency oscillator. If SSC[3-0] is not 0, then Spread Spectrum is enabled and IOSC frequency is swept according to the setting of SSC[3-0] and SSA[1-0]. The spread is achieved by varying the actual VTRM output to the oscillator circuit, thus effectively changing the oscillation frequency. The effect of SSC[3-0] and SSA[1-0] is shown in the following graph.



When Spread Spectrum is enabled, the actual controlling output to IOSC is VTRM[7-0] +/- SSA. This is shown in the graph above as the bold curve. The above example shows SSA[1:0] = 01, and the deviation is +/- 8. SSC[3-0] defines the update time in IOSC cycles. Then we can calculate the period of a complete sweep is 4 \* SSC \* (2 \* SSA+1) IOSC cycles, and we can obtain the sweep frequency from this period. When SS is enabled, the frequency of IOSC varies according to time and setting, and therefore the accuracy of IOSC frequency cannot be guaranteed.



Please also note that VTRMOUT is VTRM[7-0] +/- SSA but is bounded by 0 and 255. Therefore, for a linear nonclipped sweep, VTRM[7-0] needs to be within the range of SSA ~ (256-SSA), for example, SSA[10] = 01, then SSA is 8. VTRM[7-0] should be in the range from 8 to 248 to prevent the sweep from being clipped. As Spread Spectrum suggests, the total EMI energy is not reduced, but the energy is spread over a wider frequency. It is recommended that SS usage should be carefully evaluated and the setting of spread amplitude and the sweep frequency should be chosen carefully for reducing the EMI effect.

### 11.2 SOSC 128KHz

A 128KHz ultra-low power slow oscillator is also included. SOSC consumes less than 0.5uA from VDDC and is always enabled. The system uses SOSC/4 = 32KHz for system clock, wake-up timer T5, and WDT2/WDT3. SOSC is not very accurate and varies chip to chip, but it is relatively immune to supply voltage and temperature variance. Therefore, software can use IOSC to calibrate SOSC through SOSCTRM[4-0]. Default design characteristics are shown: SOSCTRM=5b'1\_1111/SOSC = 158KHz, 5b'1\_0000/SOSC=126KHz, 5b'0\_0000/SOSC=105KHz.

#### SOSCTRM (0xA007h) SOSC Trim Register R/W (0x10) TB Protected

	7	6	5	4	3	2	1	0		
RD	-			SOSCTRM[4-0]						
WR	-	-		SOSCTRM[4-0]						



### 12. <u>11-Bit SAR ADC (ADC)</u>

The on-chip ADC is an 11-bit SAR based ADC with maximum ADC clock rate of 4MHz (2.5V – 5V) or 500KHz (1.8V – 2.4V). The ADC uses VDDC (1.5V typical) as full-scale reference. Typical ADC accuracy is about 9.5 bit to 10 bit at 1.5V reference with input range between 0.2V to 1.5V. The ADC has four intrinsic channels. CHA and CHB are further connected to GPIO's analog I/O switches to expand multiplexed inputs. TPS is connected to internal temperature sensor (a diode connected NPN) with negative temperature coefficient. VPS is 1/5<sup>th</sup> of VDD. When VPS is enabled, ADC consumes about 1mA current. The ADC also includes hardware to perform average readout results. The average can be set to 1 to 8 times. The block diagram of ADC is shown in the following.



### ADCCFG (0xA9h) ADC Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	ADCEN	ADCINTE	ADCFM	-	-		PRE[2-0]				
WR	ADCEN	ADCINTE	ADCFM	-	-		PRE[2-0]				
ADCEN ADC Enable bit ADCEN=1 enables ADC. ADCEN=0 puts ADC into power down mode. When ADCEN is set from 0 to 1, the program needs to wait at least 20us to allow analog bias to stabilize to ensure ADC's proper functionality.								w			
ADCINTE ADC Interrupt Enable bit ADCINTE=1 enables the ADC interrupt when conversion completes. ADCINTE=0 disables the ADC interrupt.											
	ADCFM ADC Result Format Control bit ADCFM = 1 sets ADC result as MSB justified. ADCH contains the MSB bits of the result. ADCL[7-5] contains LSB results and ADCL[4-0] is filled with 0000. ADCFM = 0 sets ADC result as LSB justified. ADCH[7-3] is filled with 0000. ADCH [2-0] contains MSB result. ADCL contains the LSB results										
	PRE[2-0]	ADC Clock Divider    PRE[2-0] ADC CLOCK   000 SYSCLK/2									
		001		SYSCI	_K/4						



010	SYSCLK/8
011	SYSCLK/16
100	SYSCLK/32
101	SYSCLK/64
110	SYSCLK/128
111	SYSCLK/256

### ADCCTL (0xCEh) ADC Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	AVG	i[1-0]	CHSE	CHSEL[1-0]		-		CSTART
WR	AVG	i[1-0]	CHSEL[1-0]		-		-	CSTART

AVG[1-0] AVG[1-0] controls the hardware averaging logic of ADC readout. It is recommended the setting is changed only when ADC is stopped. If multiple channels are enabled, then each channel is averaged in sequence. The default is 00.

AVG1	AVG0	ADC Result
0	0	1 Times Average
0	1	2 Times Average
1	0	4 Times Average
1	1	8 Times Average
ADC Channe	l Select	
CHSEL[1]	CHSEL[0]	ADC Channel
0	0	CHA
0	1	СНВ
1 0		Temperature
1	1	1/5 VDD

ADCIF

CHSEL[1-0]

ADC Conversion Completion Interrupt Flag bit

ADCIF is set by hardware when the conversion is completed and new result is written to ADCL and ADCH result registers. If ADC interrupt is enabled, there could generate an interrupt. This bit is cleared when ADCL is read. When this flag is set, no new conversion result is updated.

CSTART Software Start Conversion bit Set this CSTART=1 to trigger an ADC conversion on selected channels. This bit is selfcleared when the conversion is done.

ADCH and ADCL are the high and low byte result registers respectively and are read-only. Reading low byte result in clearing its corresponding interrupt flag. If the flag is not cleared, no new result is updated. The software should always read the low byte as the last procedure. The format of the high byte and low byte depends on ADCFM setting. If ADCFM = 1, the valid ADC Result is located on ADCH[7-0] and ADCL[3-0]. If ADCFM = 0, the valid ADC Result is located on ADCH[7-0].

### ADCL (0xBAh) ADC Result Register Low Byte RO (0xXX)

	7	6	5	4	3	2	1	0		
RD		ADCL[7-0]								
WR		-								

### ADCH (0xBBh) ADC Result Register High Byte RO (0xXX)

	7	6	5	4	3	2	1	0		
RD		ADCH[7-0]								
WR										



### 13. Analog Comparators (ACMP) and 8-bit DAC

There are four analog comparators as its on-chip external peripherals. When enabled, each comparator consumes about 40uA. The input signal range is from 0 to VDD. There are two 8-bit R-2R DAC associated with the comparators to generate the comparison threshold. The R-2R DAC uses the internal 1.5V supply as the full-scale range, and thus limits the comparator threshold from 0V to 1.5V in 256 steps. Comparator A can select either VTH0 or VTH1 as the threshold. Comparator B/C/D can select between VTH0 and external threshold. VTH1 is also sent to a unity gain buffer for use as a DAC output. The buffer can supply or sink up to 150uA. Individual comparator when enabled consumes about 40uA/each, and the unity gain buffer consumes about 60uA/80uA under 3V/5V supply conditions.

The CPU can read the real-time outputs of the comparator directly through register access. The output is also sent to an edge-detector and any edge transition can be used to trigger an interrupt. The stabilization time from off state to enabled state of the comparator block is about 20usec. The block diagram of the analog comparator is shown in the following diagram.



#### CMPCFGAB (0xA038h) Analog Comparator A/B Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB			
WR	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB			
	CMPENA	Comparator A Enable bit. Set to enable the comparator. When CMPENA is set from 0 to 1, software needs to wait at least 20us to allow analog bias to stabilize to ensure comparator A's proper functionality.									
	THSELA	Compara threshold	Comparator A Threshold Select bit. THSELA = 0, the comparator A uses VTH0 as the threshold. THSELA = 1, comparator A uses VTH1 as the threshold.								
	INTENA	Set to er	hable the com	parator A's in	terrupt.						
	POLA	Channel A Output polarity control bit Set POLA=0 as default polarity. Set POLA=1 to reverse the output polarity of the comparator.									
	CMPENB	Comparator B Enable bit. Set to enable the comparator.									



	When CMPENB is set from 0 to 1, software needs to wait at least 20us to allow analog bias to stabilize to ensure comparator B's proper functionality.
THSELB	Comparator B Threshold Select Bit. If THSELB = 0, the comparator B uses VTH0 as the threshold. If THSELB = 1, comparator B uses external threshold.
INTENB	Set to enable comparator B's interrupt.
POLB	Channel B Output polarity control bit
	Set POLB=0 as default polarity.
	Set POLB=1 to reverse the output polarity of the comparator.

### CMPCFGCD (0xA039h) Analog Comparator C/D Configuration Register R/W (0X00)

	7	6	5	4	3	2	1	0		
RD	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD		
WR	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD		
	CMPENC Comparator C Enable Bit. Set to enable the comparator. When CMPENC is set from 0 to 1, software needs to wait at least 20us to allow analog to stabilize to ensure comparator C's proper functionality.									
	THSELC Comparator C Threshold Select Bit. If THSELC = 0, the comparator C uses VTH0 as th threshold. If THSELC = 1, comparator C uses external threshold.									
	INTENC Set to enable the comparator C interrupt.									
	POLC Channel C Output polarity control bit Set POLC=0 as default polarity. Set POL C=1 to reverse the output polarity of the comparator									
	CMPEND	Compar When C to stabili	ator D Enable MPEND is se ze to ensure (	Bit. Set to e t from 0 to 1, comparator D	nable the com software need 's proper fund	iparator. Is to wait at le tionality.	east 20us to a	llow analog bia		
	THSELD	Comparative Comparative Comparative Comparative Comparison Comparison Comparison Comparative Comparati	ator D Thresh d. If THSELD	old Select Bit $= 1$ , compara	If THSELD	= 0, the comp	arator D uses old.	VTH0 as the		
	INTEND Set to enable the comparator D interrupt.   POLD Channel D Output polarity control bit   Set POLD=0 as default polarity.   Set POLD=1 to reverse the output polarity of the comparator.									

### CMPVTH0 (0xA03Ah) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		VTH0 Register								
WR	VTH0 Register									

CMPVTH0 register controls the comparator threshold VTH0 through an 8-bit DAC. When set to 0x00h, the threshold is 0V. When set to 0xFFh, the threshold is at 1.5V. When not used, it should be set to 0x00 to save power consumption.



### CMPVTH1 (0xA03Bh) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		VTH1 Register								
WR	VTH1 Register									

CMPVTH1 register controls the comparator threshold VTH1 through an 8-bit DAC. When set to 0x00h, the threshold is 0V. When set to 0xFFh, the threshold is at 1.5V. When not used, it should be set to 0x00 to save power consumption. VTH1's DAC level is also used for DAC voltage output.

### CMPST (0xA03Dh) Analog Comparator Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CMPIFD	CMPIFC	CMPIFB	CMPIFA	CMPSTD	CMPSTC	CMPSTB	CMPSTA
WR	CMPIFD	CMPIFC	CMPIFB	CMPIFA	FILEND	FILENC	FILENB	FILENA
	CMPIFD	Comparat	or D Interrupt	Flag bit. This	bit is set whe	n CMPSTD is	toggled, and	the
		comparate	or D setting is	enabled. Thi	s bit must be o	cleared by sof	tware.	
	CMPIFC	Comparat	or C Interrupt	Flag bit. This	bit is set when	n CMPSTC is	toggled, and	the
		comparate	or C setting is	enabled. Thi	s bit must be o	cleared by sof	tware.	
	CMPIFB	Comparat	or B Interrupt	Flag bit. This	bit is set when	n CMPSTB is	toggled, and t	he
		comparate	or B setting is	enabled. This	s bit must be o	cleared by soft	tware.	
	CMPIFA	Comparat	or A Interrupt	Flag bit. This	bit is set when	n CMPSTA is	toggled, and t	he
		comparate	or A setting is	enabled. This	s bit must be o	leared by soft	tware.	
	CMPSTD	Comparat	or D Real-tim	e Output. If co	omparator D is	disabled, this	bit is forced t	o low.
	CMPSTC	Comparat	or C Real-tim	e Output. If co	omparator C is	disabled, this	bit is forced t	o low.
	CMPSTB	Comparat	or B Real-tim	e Output. If co	mparator B is	disabled, this	bit is forced t	o low.
	CMPSTA	Comparat	or A Real-tim	e Output. If co	mparator A is	disabled, this	bit is forced t	o low.
	FILEND	Comparat	or D Digital F	ilter Enable. 1	The Filter is 16	SYSCLK.		
	FILENC	Comparat	or C Digital F	ilter Enable. 1	The Filter is 16	SYSCLK.		
	FILENB	Comparat	or B Digital Fi	ilter Enable. T	The Filter is 16	SYSCLK.		
	FILENA	Comparat	or A Digital Fi	ilter Enable. 7	The Filter is 16	SYSCLK.		

#### DACCFG (0xA03Ch) Analog Comparator Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA
WR	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA
I	DACEN	DAC Enal	ole					
		DACEN=1	I turns on the	DAC output b	ouffer.			
		DACEN=(	) turns off the	output buffer.				
`	VDDCCMPA	Force CM	PINA as VDD	)C.				
		VDDCCM	PA = 1, CMP	INA is connec	ted to VDDC.	I his is for te	sting purpose	s only. By
		connecting on	g VDDC to Cl d trimming of	VIPINA and G	PIO AINIO SWI	tch, VDDC is	exposed on G	PIO pin so
	ACTEST		t unining of	VDDC can be	e done.			
	DAGIESI		F 1 est Moue		DC's CHR inn	ut intornally	This noods so	ftwara to
		perform D	AC output an	d ADC convei	rsion	ut internally.	This needs so	itware to
(	CMPHYSD	Comparat	or D Hysteres	sis Disable				
		CMPHYS	D = 1 disable	s the hysteres	is of Compara	ator D.		
		CMPHYS	D = 0 enables	the hysteres	is (typical 10m	V) of Compa	rator D.	
(	CMPHYSC	Comparat	or C Hysteres	sis Disable		, ,		
		CMPHYS	C = 1 disable	s the hysteres	is of Compara	ator C.		
		CMPHYS	C = 0 enables	the hysteresi	is (typical 10m	N) of Compai	rator C.	
(	CMPHYSB	Comparat	or B Hysteres	sis Disable				
		CMPHYS	B = 1 disables	s the hysteres	is of Compara	itor B.		
		CMPHYS	B = 0 enables	the hysteresi	is (typical 10m	V) of Compar	ator B.	
(	CMPHYSA	Comparat	or A Hysteres	sis Disable				
		CMPHYS	A = 1 disables	s the hysteres	is of Compara	itor A.		
		CMPHYS	A = 0 enables	the hysteresi	is (typical 10m	V) of Compar	ator A.	



### 14. Touch Key Control III

TK3 is an enhanced TK2 implementation with differential dual slope operations. The capacitance to count conversion goes through two phase of capacitor charge transfer. Phase one is to charge and the second phase is to discharge using two thresholds equally spaced from ½ VDDC. Each charge transfer is obtained by subtraction of charge on internal reference capacitance and key capacitance. The difference of charge and discharge counts is used to determine the key capacitance change in the ratio of internal capacitance. Better noise immunity from power, ground and common-mode noise is achieved by dual slope operation. Better S/N can also be achieved since only charge value difference is used for count transfer, and the internal capacitance exhibits better temperature and environmental immunity to make the conversion result less sensitive to these changes.

CREF, the integration capacitor of the charge transfer, is connected to P00 through ANIO multiplexer and CKEY is connected to other GPIO through multiplexer. A replica signal of CKEY is provided through a buffer and routed out as SHIELD through GPIO. The shield signal can be used to cancel mutual capacitance effect from neighboring signal trace of the detected key and provides better noise immunity against moisture or water.

To detect a key trigger status, the duty count value TKLDT[15-0] or TKHDT[15-0] can be processed by software and compared with the average non-pressing key duty count. The hardware can also be configured to auto repeat accumulations of the duty cycle count to filter the sporadic noise effect. Since the comparator output should be a random duty with an average equivalent to the capacitance ratio, for low frequency noise rejection, the hardware can be set to reject a continuous high or low comparator output that exceeds long durations. For high frequency noise rejection, the hardware includes a pseudo-random sequence that randomizes the charge and discharge timing sequences. A slow moving average of the duty count value is stored in TKBASE[15-0] and software can use this for baseline calculation to auto-compensate environment change.

Issuing a START command in the TK3CFGD register starts a conversion sequence that accumulates the comparator output into count value. The count value and the total number of the cycle of the sequence can then be calculated to obtain the capacitance of the key. The timing diagram of the TK3 in normal operation is shown in the following diagram. CREF is first equalized to VREFX that is in the adjacent range of VREF. When a START command is issued, the first few edges of the comparator output is ignored to avoid any noise caused by the VREFX switching. And then the compactor output is accumulated into DTYL and DTYH registers. A sequence can consist of several conversion cycles depending on the RPT setting, and DTYL and DTYH maintain accumulation to obtain higher resolutions. After the sequence is completed, CREF is also connected to VREFX to stay ready for the next sequence to start.



TK3 can be set into low power auto detect mode by setting AUTO bit in TK3CFGA. In this mode, an ultra-low power comparator is used and the clock for TK3 should be set to SOSC/2 (64KHz). This mode can be used specifically for touch key wakeup during the MCU sleep mode. The total power consumption of TK3 in this mode is less than 5uA. A threshold register can be set to determine the auto detect threshold either in absolute value or relative value versus the slow-moving baseline value. When the duty count value exceeds the threshold value, a wakeup event and an interrupt are generated. The timing diagram for auto mode detection and entering SLEEP mode is shown in the following diagram. Note the actual start of the sequence is delayed by AUTO START DELAY setting. This allows the internal VDDC to stabilize from switching normal mode to sleep mode power supply regulators.

#### LUMISSIL MICROSYSTEMS IS32CS8975 A Division of AUTO=1 START ACTUAL START TK3EN--IDLE=1-SEQUENCE 1--SEQUENCE 2-VREFX VREF1X SLEEP MODE VREF SLEEP MODE RPT=1 RPT=2 RPT=1 DUTY ACC # OF CYCLES INI EDGES DUTY ACC # OF CYCLES DUTY ACC # OF CYCLES INI EDGES INI EDGES XXXXX JUTO START DELAY SLEEP MODE

### TK3CFGA (0xA018h) TK3 Configuration Register A R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TK3EN		TKCS[2-0]		SHIELDEN	TKIEN	TKLPM	AUTO		
WR	TK3EN		TKCS[2-0]		SHIELDEN	TKIEN	TKLPM	AUTO		
TK3EN		TK3 Enable. Set TK3EN=0 to disable the TK3 circuits and clear all states. Set TK3EN-1 for TK3 normal operations								
TKCS[2-0]		TK3 Clock Select   TKCS[2-0]=000 SYSCLK/2   TKCS[2-0]=001 SYSCLK/4   TKCS[2-0]=010 SYSCLK/6   TKCS[2-0]=011 SYSCLK/8   TKCS[2-0]=100 SYSCLK/10   TKCS[2-0]=101 SYSCLK/16   TKCS[2-0]=110 SYSCLK/32   TKCS[2-0]=111 SOSC/2   SOSC/2 should be used for sleep mode auto wakeup. Typical SOSC/2 is 64KHz								
S	HIELDEN	Shield Output Buffer Enable SHIELDEN=1 enables the shield signal buffer. The buffer consumes about 200uA when enabled.								
Т	KIEN	TK3 Interrupt Enable TKIEN=1 enables the TK3 interrupt. TK3 interrupt is generated when a counting sequence is completed (including the repeat count if RPT[1-0] is not 00). Interrupt and wakeup events are also generated when TKIEN=1 and AUTO=1 after auto detection threshold is reached. When TK3 interrupt is generated TKIE is also set to 1 by bardware								
Т	KLPM	TK3 Low Power Mode Set TKLPM=0 for normal mode operations. Set TKLPM=1 to put the comparator into ultra low power mode and should be used in auto wakeup power saving mode. In this mode, TKCLK should use SOSC/2 (64KHz) slow clock								
A	UTO	Auto Wake Up Mode AUTO=1 enables auto detect mode. In auto mode, the current duty count register value is compared with baseline plus threshold (either absolute or relative). If the duty count value is higher, an interrupt and wakeup event is generated. Set AUTO=0 to enable normal detect mode. In normal mode, writing START with "1" initiates a conversion sequence, and an interrupt is generated when the duty count is reached.								

### TK3CFGB (0xA019h) TK3 Configuration Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RPT[1-0]		INI[1-0]		ASTDLY[1-0]		LFNF[1-0]	
WR	RPT[1-0]		INI[1-0]		ASTDL	_Y[1-0]	LFNF	=[1-0]
R	PT[1-0]	Repeat Seq	uence Count					



	00 = No Repeat
	01 = 4 times
	10 = 8 times
	11 = 16 times
INI[1-0]	Initial Settling Delay
	INI[1-0] defines the number of TKCLK period for initial settling of CREF. The delay is set to (INI[1-0] + 1) *4*TKCLK.
ASTDLY[1-0]	Auto Mode Start Delay
	STDLY[1-0] inserts an inter-sequence idle time of (ASTDLY[1-0]+1) * 256 TKCLK at each sequence start. This delay allows the stabilization time of VREFX from normal mode to sleep mode.
LFNF[1-0]	Low Frequency Noise Filter Setting
	Set 00 to disable LFNF.
	Noise injection longer than LFNF[1-0]*8 time is ignored.
	Please note in the presence of such noise, the cycle count still continues. The end result is that the sum of DUTYL and DUTYH will not be equal to cycle count.

### TK3CFGC (0xA01Ah) TK3 Configuration Registers C R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN			
WR	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN			
C	LOW[1-0] YCLE[2-0]	$\begin{array}{l} 00 = 32 \ \text{average} \\ 01 = 64 \ \text{average} \\ 10 = 128 \ \text{average} \\ 11 = 256 \ \text{average} \\ 11 = 256 \ \text{average} \\ 11 = 256 \ \text{average} \\ \hline 126 \ \text{conversion} \ \text{and updated to BASELINE reg} \\ \hline 100 = 1024 \\ 001 = 2048 \\ 010 = 4096 \\ 011 = 8192 \\ 100 = 12288 \\ 101 = 16384 \\ 110 = 32768 \\ 111 = 65536 \\ \hline \text{The cycle count is each sequence cycle count. And it is repeated if RPT is not 0. } \end{array}$						∃ register ).			
B	ASEINI	Baseline In If BASEINI register as If BASEINI initial value	Baseline Initial Value If BASEINI=1, then the first DTYL count after entering auto mode is loaded to BASELINE register as its initial value to start moving average. If BASEINI=0, then the value written in BASELINE before entering auto mode is used as the initial value to start moving average.								
THDSEL Threshold Value Setting When THDSEL=0, TKTHD[15-0] is used as th the interrupt and wakeup. When THDSEL=1, TKTHD[15-0] + TKBASE[1					ed as the thres BASE[15-0] is	shold to compa used as the th	are with DTYL nreshold.	. to generate			
AUTOLFEN Low Frequ If AUTOLF If AUTOLF The low no can detern			ency Noise Fil EN=0, low free EN=1, low free ise filtering sta ine whether to	tering in Auto quency noise f quency noise f atus flag is still o discard the c	mode filtering in Auto filtering in auto valid regardle surrent convers	o mode is disa o mode is enal ess of AUTOL sion result by	ubled. bled. FEN setting. checking LFN	Software F flag.			



### IS32CS8975 TK3CFGD (0xA01Bh) TK3 Configuration Registers D R/W (0x00)

		7	6	5	4	3	2	1	0		
Ī	RD		CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	BUSY		
	WR		CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	START		
	С	CHG[2-0]	Charge Ca 000 = 10pf 001 = 20pf 010 = 30pf 011 = 40pf 100 = 50pf 101 = 60pf 110 = 70pf	ipacitance Sel = = = = = = =	ect						
	A	STDLYEN	Auto Start Set ASTDL	- Delay Enable _YEN=1 to ena _YEN=0 to dis	able ASTDLY[	1-0] delay sta	rt for auto mod	de.			
	Ρ	SRDEN	Set ASTD Pseudo Ra Set PSRDI Set PSRDI	andom Sequer EN=1 to enabl EN=0 to disab	the random	sequence in a	conversion.				
	LI	FNF	Low Frequ LFNF is se conversion	ency Noise De t by hardware . LFNF needs	etection Flag if a Low Frequesto be cleared	uency Noise is to "0" by soft	s detected dur ware	ing the preser	nt		
	TKIF TK3 Interrupt Flag TKIF is set by hardware when a TK3 interrupt occurred by either conversion sequence completed or a valid detection in auto mode. TKIF needs to be cleared to "0" by software.										
	S	START Start Conversion Writing "1" into START initiates the conversion sequence. It is cleared by hardware when									
т	B (3HDT)	USY (L (0x <b>A01C</b> h	Conversion BUSY is se	n Status et to 1 by hard	ware indicating	g the conversi	ion sequences	s are still runni	ng.		
ſ		7	6	5	4	3	2	1	0		
ł	RD		-	-	TK3HD	FY[7-0]					
ŀ	WR				-						
T	(3HDT)	H(0xA01Dh	) TK3 High Dı	uty Count Reg	gister H RO (0	x00)					
ſ		7	6	5	4	3	2	1	0		
ľ	RD				TK3HDT	Y[15-8]					
	WR				-						
TI	<b>K3LDTY</b>	′L (0xA01Eh	) TK3 Low Du	ity Count Reg	jister L RO (0)	x00)					
ſ		7	6	5	4	3	2	1	0		
ŀ	RD				TK3LDT						
ł	WR				-						
TI	(3LDTYH(0xA01Fh) TK3 Low Duty Count Register H RO (0x00)										
ſ		7	6	5	4	3	2	1	0		
ŀ	RD				TK3LDT	Y[15-8]					
ľ	WR -										
TI	<b>K3BASE</b>	(3BASEL (0xA028h) TK3 Baseline Register L R/W (0x00)									
ſ		7	6	5	4	3	2	1	0		
	1										

<b>LUMISSIL</b>
MICROSYSTEMS
A Division of

А	Division	of	55

RD	TK3BASE[7-0]
WR	TK3BASE[7-0]

#### TK3BASEH (0xA029h) TK3 Baseline Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD		TK3BASE[15-8]						
WR		TK3BASE[15-8]						

#### TK3THDL (0xA02Ah) TK3 Threshold Register L R/W (0x00)

	7	6	5	4	3	2	1	0
RD		TK3THD[7-0]						
WR		TK3THD[7-0]						

#### TK3THDH (0xA02Bh) TK3 Threshold Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD		TK3THD[15-8]						
WR								

#### TK3PUD (0xA02Ch) TK3 DC Pull-Up/Pull-Down Control Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	PUDIEN	PUDREN	-	-		PUD	[3-0]	
WR	PUIDEN	PUDREN	-	-		PUD	[3-0]	

TK3PUD is to configure a constant DC pull-up/pull-down on CREF to allow high capacitance touch-key detection. A DC pull-up/pull-down can compensate for the equivalent resistance caused by a high capacitance key. Connecting a switching current source or resistor can thus maintain touch key detection sensitivity.

PUDIEN Pull-up/Pull-down DC Current Enable

PUDREN Pull-up/Pull-down DC Resistor Enable

PUD[3-0] Pull-up/Pull-down Selection

For DC current, PUD[3-0] enables 8uA/4uA/2uA/1uA current source. For resistor, PUD[3-0] enables 5K/10K/20K/40K resistor.



### 15. GPIO Multi-Function Select and Pin Interrupt

Each IO pin has a configurable IO buffer that can meet various interface requirements. The GPIO pins can be configured as external interrupt input pins or for wakeup purposes. Each port has edge detection logic and latch for rising and falling edge detections. During hardware reset and after, the IO buffer is put in high impedance state with all drivers disabled.

#### IOCFGOxx(0xA100h – 0xA10Fh) IO Buffer Output Configuration Registers R/W (0x00) (xx = 00~07, 10~17)

	7	6	5	4	3	2	1	0
RD	-	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN
WR	-	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN
P	DRVEN	PMOS drive	er output enat It setting.	ole. Set this bi	t to enable the	PMOS of the	e output driver.	DISABLE
NDRVEN NMOS driver output enable. Set this the default setting.				ole. Set this bi	t to enable the	NMOS of the	e output driver	. DISABLE
С	POL	Polarity Ou Buffer data	tput Control Output polari	ty control.				
A	NEN1	Analog MU	X 1 enable co DISABLE is th	ntrol. Set this ne default sett	bit to connect ing.	the pin to the	internal analo	g
A	NEN2	Analog MU peripheral	X 2 enable co DISABLE is tł	ntrol. Set this ne default sett	bit to connect ing.	the pin to the	internal analo	g
Р	PUEN Pull up resistor control. Set this bit to enable pull-up resistor connection to the pin. Th up resistor is approximately 6K Ohm. DISABLE is the default setting.					n. The pull-		
PDEN Pull down resistor control. Set this bit to enable pull-down resistor connection to pull-down resistor is approximately 6K Ohm. DISABLE is the default setting						connection to	the pin. The	

#### IOCFGI xx(0xA110h – 0xA11Fh) IO Buffer Input Configuration Registers R/W (0x00) (xx = 00~07, 10~17)

	7	6	5	4	3	2	1	0			
RD	PI1EN	PI0EN	RIF	FIF	INEN	IPOL	DSTAT	INSTAT			
WR	PI1EN	PI0EN	RIEN	FIEN	INEN	IPOL	DBN	l[1-0]			
P	IIEN	Pin Interrup	Pin Interrupt 1 Enable								
Р	IOEN	Pin Interrup	ot 0 Enable								
R	IEN	Rising Edge	e Pin Interrup	t Enable							
R	lif	Rising Edg	e Pin Interrup	t Flag							
		RIF is set to	o 1 by hardwa	re after either	a PI1 or PI0 r	ising edge inte	errupt has occ	urred. RIF			
		rising odgo	intorrupt is ro	are writing Ri	EN WITH U. F	KIEN needs to	be enabled if	the next			
F	IFN	Falling Edge	e Pin Interrun	it Enable							
F	IF	Falling Edg	e Pin Interrup	t Flag							
		FIF is set to	1 by hardwa	re after either	a PI1 or PI0 fa	alling edge int	errupt has occ	urred. FIF			
		must be cle	must be cleared by software writing FIEN with "0". FIEN needs to be enabled if the next								
		falling edge	interrupt is re	equired.							
11	NEN	Input Buffe	Enable								
		Set INEN=	to enable the	e input buffer.				he offens to			
		Set INEN=	) to disable th	e input buffer.	In the disable	ed state, the o		butter is			
		If input is flo	pating or not s	solid 0 and 1 v	oltage level. D	C current may	v flow in the ir	nput buffer.			
		Disabling ir	put buffer car	n remove DC I	eakage of inp	ut buffer due t	o this reason.				
IF	POL	Input Polari	ty								
		IPOL=1 rev	erses the inp	ut logic. IPOL	=0 for normal	logic polarity.					
D	BNST	Real Time Status after De-bounce. DBNST is read only.									
		Please note the de-bounced input is used for generating interrupt, as well as all other multi-									
		through INS	STAT bit	PORT registe	rs. The non-o	lebounced inp	ut can only be	read			
11	NSTAT	Real Time	Status of Inpu	t Buffer, INS1	AT is read on	ılv.					
D	BN[1-0]	De-Bounce	Time Setting			5					
		00 – OFF	5								



01 – 4 SOSC32KHz (125usec)

10 - 16 SOSC32KHz (500usec)

11-64 SOSC32KHz (2msec)

### MFCFGxx (0xA120 – 0x A12Fh) Port Multi-Function Configuration Registers R/W (0x00) (xx = 00~07, 10~17)

	7	6	5	4	3	2	1	0
RD		MFCFG[7-0]						
WR		MFCFG[7-0]						

Please see PINOUT section for description of each port multi-function selection.



### 16. Information Block IFB

There are two IFB blocks and each one contains 512x16 bit information. The address 0x000h to 0x03Fh in first IFB is used to store manufacturer information. Address 0x040 is for boot code wait time, and 0x041 to 0x043 are used for boot code. The first IFB can be erased only in Writer Mode and can be written using Flash Controller for addresses beyond 0x40. This is to protect any alteration of the manufacturer and calibration data. The 2<sup>nd</sup> IFB is open for erase/write for user access. The following table shows the contents of the first IFB for the manufacturer data. Please note that these are in lower LSB bytes. The upper MSB byte contains its corresponding ECC code.

ADDRESS	TYPE	DESCRIPTION
00 – 01	М	IFB Version
02 – 07	М	Product Name
08 - 09	М	Package and Product Code
0A – 0B	М	Product Version and Revision
0C	М	Flash Memory Size
0D	М	SRAM Size
0E – 0F	М	Customer Specific Code
10	М	CP1 Information
11	М	CP2 Information
12	М	CP3 Version
13	М	CP3 BIN
14	М	FT Version
15	М	FT BIN
16 - 1B	М	Last Test Date
1C – 1D	М	Boot Code Version
1E	М	Boot Code Segment
1F	М	Checksum for 0x00 – 0x1E
20	М	REGTRM value for 1.5V
21	М	IOSC ITRM value for 16MHz @5V
22	М	IOSC VTRM value for 16MHz @5V
23	М	LVDTHD value for detection of 4.0V
24	М	LVDTHD value for detection of 3.0V
25	М	IOSC ITRM value for 32MHz @5V
26	М	IOSC VTRM value for 32MHz @5V
27	М	Reserved
28	М	Reserved
29	М	Reserved
2A	М	Reserved
2B – 2C	М	Temperature Offset LSB/MSB
2D	М	Temperature Coefficient
2E – 2F	М	Internal Reference LSB/MSB
30	М	SOSC 128KHz Trim
31 – 33	М	Reserved
34	М	Timer 0 High TRIM *
35	М	Timer 0 Low TRIM *
36 – 38	М	Reserved
39	М	Checksum for 0x20 – 0x39
3A – 3F	М	Retention Value
40	M/U	Boot Code Wait Time. Boot code uses this byte to decide the ISP wait-time. This wait- time is necessary for stable ISP access. After the user program is downloaded, the wait time can be reduced to minimize power-on time. Each "1" in bit[0] or bit [1] constitutes 1 second, each "1" in bit [2] or bit [3] constitutes 2 second and each "1" in bit [6] or bit [7] are for 1200011 and 1200012 sheet.



		example, 0b10000111 refers to a 4 second wait time and check of I2CSCL2 pin status. If I2CSCL2 is low, then the wait time is 6 second regardless of bit [3-0] setting. The maximum wait time is 6 second, and minimum wait time is 0 second.
41 – 43	М	Reserved
44 - 1FF	U	User One-Time Programmable Space



### 17. <u>Writer Mode</u>

Writer Mode (WM) is used by the manufacturers or by users to program the flash (including IFB) through a dedicated hardware (Writer or Gang Writer). There are several pins involved for WM as shown in the following table. These pins are also used for test modes such as scan test, MBIST, and trim test.

PIN	Ю	Description	Function
P00	0	Serial data out	SDO
P01	I	Serial clock input	SCK
P02	0	Flash TBIT signal output	ТВІТ
P03	1	Serial data in and sequence in	SEQIN
P04	1	Serial port enable, low active	SCE
VDD	Ι	Power supply for DUT and Disable P03 Output when VDD > 7.0V	VDD
VSS	1	Ground supply for DUT	VSS

To enter into WM, a predefined sequence must be present at SDI (SEQIN) pin within 10 second of power-on or RSTN reset. The following timing diagram shows the waveform relationship.



WRITER MODE COMMAND

- After power-on reset or RSTN reset, a 10-second window is open for SEQIN buffer and detection comparator for VDD>7V.
- 2. If VDD>7V is detected, it forces P03 to tri-state output and allows SEQIN buffer to detect the entry sequence. If P03 is not configured as an output, then VDD>7V is not necessary (but always recommended).
- 3. If a correct sequence is detected, the WMODE internal signal is asserted, and this also enables SDO pulldown to low to acknowledge Writer hardware for a successful entry.
- 4. Writer hardware upon receiving acknowledgement should bring down VDD to normal value (either 5V or 3.3V)



to proceed with writer mode commands.

5. Writer hardware should have all writer mode related pins connected 10K pull-up resistor to its supply voltage (either 5V or 3.3V).

Once successful mode entry is completed, the protection must first be unlocked to fully utilize the writer mode commands. Before unlocking, only full memory erase command is supported. Unlock is accomplished by READ AND VERIFY Main Memory command with correct lock key (8-byte) of the key addresses. The following lists the writer mode commands. Below three commands in red color are available in locked state.

ERASEMM - ERASE Main Memory ERASEMMIFB - ERASE Main Memory and IFB READVERIFYMM - READ AND VERIFY Main Memory (8-Byte) WRTEBYTEMM - WRITE BYTE Main Memory READBYTEMM - READ BYTE Main Memory WRITEBYTEIFB - WRITE BYTE IFB READBYTEIFB - READ BYTE IFB FCWRITE - Fast Continuous WRITE FCREAD - Fast Continuous READ

The default state of the device is with writer mode locked. Only ERASEMM and ERASEMMIFB, and READVERIFYMM commands can be executed. It can be unlocked by READVERIFYMM the range of 0x2FF8 to 0x2FFF. These locations contain an 8-byte security key that user can set to secure the e-Flash contents. The probability of guessing the key is 1 in 2^64 = 1.8E19. Since each trial of READVERIFY takes 10usec, it takes about 6E6 years to exhaust the combinations. If the key is unknown, the user can choose to issue the ERASEMM command and fully erase the entire contents (including the key). Once fully erased, all data in the flash is 0xFF, and it can be successfully unlocked by READVERIFYMM with 8-bytes of 0xFF. Users must not erase the information in IFB and should not modify the manufacturer data. Any violation of this results in the void of manufacturer warranty.



### 18. Boot Code and In-System Programming

After production testing of the packaged devices, the manufacturer writes the manufacturer information and calibration data in the IFB. At the last stage, it needs to have a fixed boot-code in the main memory residing from 0x3000 to 0x3FFF. The boot code is executed after any reset. The boot code first reads IFB's wait time setting and scans the I<sup>2</sup>C slave for any In-System-Programming request during the wait time duration. If any valid request occurs during the scan, the boot-code proceeds to follow the request and perform the programming from the host. Otherwise, the boot code jumps to 0x0000 when the wait time expires. The default available ISP commands are

UNLOCK DEVICE NAME BOOTC VERSION READ AND VERIFY Main Memory (8-Byte) ERASE Main Memory excluding Boot Code ERASE SECTOR Main Memory WRITE BYTE Main Memory SET ADDRESS CONTINUOUS WRITE CONTINUOUS WRITE CONTINUOUS READ READ BYTE IFB WRITE BYTE IFB

Like writer mode, ISP is in lock state at default. No command is accepted under the lock state. To unlock the ISP, an 8-byte READ and VERIFY of 0x2FF8 to 0x2FFF must be successfully executed. Hence default ISP boot program provides similar code security as the Writer mode.



### 19. <u>Electrical Specifications</u>

### 19.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	RATING	UNIT	NOTE
VDD	Supply Voltage	5.5	V	
TA	Ambient Operating Temperature	-40 – 125	°C	
TSTG	Storage Temperature	-65 – 150	°C	

Supply voltage, Vcc	-0.3V ~ +6.0V
Voltage at any input pin	-0.3V ~ V <sub>CC</sub> +0.3V
Maximum junction temperature, T <sub>JMAX</sub>	+150°C
Storage temperature range, TSTG	-65°C ~ +150°C
Operating temperature range, T <sub>A</sub> =T <sub>J</sub>	-40°C ~ +125°C
	50.2°C/W(TSSOP-
Junction Package thermal resistance, junction to ambient (4-	16)
layer standard test PCB based on JESD 51-2A), $\theta_{JA}$	53.5°C/W(WQFN-
	16)
ESD (HBM)	±2kV
ESD (CDM)	±750V

**Note 3:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 19.2 <u>Recommended Operating Condition</u>

SYMBOL	PARAMETER	RATING	UNIT	NOTE
VDD	Supply Voltage for IO and 1.5V regulator	2.35 – 5.5	V	
TA	Ambient Operating Temperature	-40 – 125	°C	

### 19.3 DC Electrical Characteristics (VDD = 2.35V to 5.5V TA=-40°C to 125°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Power Supply Current						
IDD	Total IDD through VDD at 16MHz		5		m۸	
Normal	Peripherals off	-	5	-	IIIA	
IDD	Total IDD through VDD at 1MHz	_	10	_	m۸	
Normal	Peripherals off		1.0	_		
IDD versus	IDD Care Current versus Frequency		150		uA/	
Frequency	IDD Cole Current versus Frequency	-	150	-	MHz	
IDD, Stop	IDD, stop mode	-	150	-	μA	Main regulator on
	IDD, sleep mode, 25°C	-	1.5	5	μA	Main regulator off
IDD, Sleep	IDD, sleep mode, 85°C		4	10	μA	Main regulator off
-	IDD, sleep mode, 125°C	-	15	40	μA	Main regulator off
RSTN Reset						
VIHRS	Input High Voltage, reference to VDD	-0.8	-	-	V	
VILRS	Input Low Voltage	-	-	0.8	V	
VRSHYS	RSTN Hysteresis	-	1.2	-	V	
GPIO DC Ch	aracteristics					
VOH,4.5V	Output High Voltage 1 mA	-	-0.2	-0.5	V	Reference to VDD
VOH,4.5V	Output High Voltage 2 mA	-	-0.3	-0.7	V	Reference to VDD
VOL,4.5V	Output Low Voltage 4 mA	-	0.2	0.4	V	Reference to VSS
VOL,4.5V	Output Low Voltage 8 mA	-	0.3	0.5	V	Reference to VSS
VOH,3.0V	Output High Voltage 1 mA	-	-0.3	-0.6	V	Reference to VDD
VOH,3.0V	Output High Voltage 2 mA	-	-0.4	-0.8	V	Reference to VDD
VOL,3.0V	Output Low Voltage 4 mA	-	0.2	0.4	V	Reference to VSS



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE	
VOL,3.0V	Output Low Voltage 8 mA	-	0.3	0.6	V	Reference to VSS	
IIOT	Total IO Sink and Source Current	-80	-	80	mA		
VIH	Input High Voltage	³∕₄VD D	-	-	V		
VIL	Input Low Voltage	-	-	¹∕₄VD D	V		
VIHYS	Input Hysteresis	100	300	600	mV		
RPU	Equivalent Pull-Up Resistance	-	25K	-	Ohm		
RPU,RSTN	RSTN Pull-Up Resistance	-	5K	-	Ohm		
RPD	Equivalent Pull-Down Resistance	-	25K	-	Ohm		
REQAN1	Equivalent ANIO Switch Resistance, 3.3V	-	800	-	Ohm	ANIO1 Switch	
	Equivalent ANIO Switch Resistance, 5V	-	500	-	Ohm	ANIO1 Switch	
REQAN2	Equivalent ANIO Switch Resistance, 3.3V	-	4K	-	Ohm	ANIO2 Switch	
	Equivalent ANIO Switch Resistance, 5V	-	2.5K	-	Ohm	ANIO2 Switch	
VDDC Chara	acteristics						
VDDCN	Normal Core Voltage 1.5V (Calibrated)	1.4	1.5	1.6	V	Normal Mode	
VDDCS	Sleep Core Voltage 1.5V	-	1.42	-	V	Sleep Mode	
Low Supply	(VDD) Voltage Detection	L.					
VDET	Detection Range	2.0	-	4.8	V		
VDETHYS	Detection Hysteresis	-	100	-	mV		
ADC11 Characteristics							
	ADC Linearity, Center range	-2	0	+2	LSB		
ADCLIN	ADC Linearity, 0.2V to FS-0.2V	-4	0	+4	LSB		
ADCFQ	ADC Frequency	-	2	4	MHz		
19.4 <u>AC E</u>	lectrical Characteristics (VDD =2.3V t	o 5.5V T	A=-40°	C to 12	5°C)		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE	
System Clo	ck and Reset						
FSYS	System Clock Frequency	-	16	33	MHz		
FIOSC	Crystal Oscillator Frequency	5	16	25	MHz		
TSIOSC	Stable Time for IOSC after power up	2	-	-	msec	After VDD > 2.0V	
Supply Timi	ing	1	1	1	1		
TSUPRU	VDD Ramp Up time	1	-	50	msec	WST = 0 for 16MHz	
TSUPRD	VDD Ramp Down Time	-	-	50	msec		
TPOR	Power On Reset Delay	_	5	-	msec		
losc			Ū				
1000	IOSC Calibrated 16MHz/32MHz	-1	0	+1	%		
	IOSC Startup Time	_	_	1	usec		
FIOSC	Temperature and VDD variation 85°C	-2	0	+2	%		
	Temperature and VDD variation 125°C	-3	0	+3	%		
2202	Temperature and VDD Vanation 120 0	0	U	+0	70		
5050			100				
FSUSC	Slow Oscillator frequency	-	128	-	KHZ		
IO Timing				1			
1PD3 ++	Propagation Delay 3.3V No load	-	6	-	nsec		
TPD3 ++	Propagation Delay 3.3V 25pF load	-	15	-	nsec		
TPD3 ++	Propagation Delay 3.3V 50pF load	-	20	-	nsec		
TPD3	Propagation Delay 3.3V No load	-	5	-	nsec		
TPD3	Propagation Delay 3.3V 25pF load	-	12	-	nsec		



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
TPD3	Propagation Delay 3.3V 50pF load	-	15	-	nsec	
TPD5 ++	Propagation Delay 3.3V No load	-	5	-	nsec	
TPD5 ++	Propagation Delay 3.3V 25pF load	-	12	-	nsec	
TPD5 ++	Propagation Delay 3.3V 50pF load	-	16	-	nsec	
TPD5	Propagation Delay 3.3V No load	-	4	-	nsec	
TPD5	Propagation Delay 3.3V 25pF load	-	9	-	nsec	
TPD5	Propagation Delay 3.3V 50pF load	-	12	-	nsec	
Flash Memo	ory Timing					
TEMAC	Embedded Flash Access Time	-	40	45	nsec	TWAIT must > TEMAC
TEMWR	Embedded Flash Write Time	-	20	25	µsec	
TEMSER	Embedded Flash Sector Erase Time	-	2	2.5	msec	
TEMMER	Embedded Flash Mass Erase Time	-	10	12	msec	

### 19.5 CLASSIFICATION REFLOW PROFILES

Pb-Free Process-Package Classification Temperatures

Package Thickness	Volume mm3<350	Volume mm3: 350-2000	Volume mm3>2000
<1.6 mm	260°C	260°C	260°C
1.6 mm-2.5 mm	260°C	250°C	245°C
>=2.5 mm	250°C	245°C	245°C

Profile Feature	Pb-Free Assembly
Ramp-Up Rate (TL to Tp)	3 °C / second max.
Preheat – Temperature Min (Tsmin) to Max (Tsmax)	150~200 °C
–To,e (tsmin to tsmax)	60-120 seconds
Time maintained above – Temperature (TL)	217 °C
– Time (tL)	60-150 seconds
Peak package body temperature (Tp)(Note 2)	See package classification
Time within 5°C of specified classification Temperature (tp)	30 second min. (Note 3)
Ramp-Down Rate (Tp to TL)	6 °C / second max.
Time 25 °C to Peak Temperature	8 minutes max.
Number of applicable Temperature cycles	3 cycles max.





### 20. Packaging Outline

### 20.1 <u>8-pin SOP</u>

### RECOMMENDED LAND PATTERN



POD



NOTE :

- 1. CONTROLLING DIMENSION : MM
- 2. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.
- 4. REFERENCE DOCUMENT : JEDEC MS-012
- 5. THE SHAPE OF BODY SHOWE DIFFERENT SHAPE AMONG DIFFERENT FACTORIES.

# 20.2 <u>16-pin TSSOP</u>

**RECOMMENDED LAND PATTERN** 




SIDE VIEW

DETAIL 'A'

SYMPOL	MILLIMETER		
STMBUL	MIN	NOM	MAX
А	—	—	1.20
A1	0.05	_	0.15
A2	0.80	1.00	1.05
D	4.90	5.00	5.10
Е	4.30	4.40	4.50
E1	6. 40BSC		
L	0.45	0.60	0.75
b	0.19	—	0.30
S	0.20		
с	0.09	_	0.20
θ	0°		8°
a1	0.10		

#### NOTES:

1. CONTROLLING DIMENSION: MM

2. REFERENCE DOCUMENT: JEDEC MO-153



20.3 <u>16-pin WQFN</u>

#### **RECOMMENDED LAND PATTERN**





POD





#### 21. Ordering Information

Temperature Range: -40°C to 125°C

Order Part No.	Package	QTY/Reel	Remark
IS32CS8975-GRLA3-TR	SOP-8, Lead-free	2500/Reel	
IS32CS8975-ZNLA3-TR	TSSOP-16, Lead-free	2500/Reel	
IS32CS8975-QWLA3-TR	WQFN-16, Lead-free	2500/Reel	

Copyright © 2020~2023 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assumes all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances.



#### 22. <u>Revisions</u>

Revision	Detailed Information	Date
А	First Formal Release	2021.02.01
в	<ol> <li>Update CS8975 single supply voltage from 2.35V to 5.5V instead of "2.5V to 5.5V" support</li> <li>Add AEC-Q100 qualification</li> <li>Update block diagram for SOSC32/128 KHz and add Buzzer/Melody</li> <li>Revise one system clock from 128KHz SOSC to SOSC32KHz</li> <li>Revise contents for <u>Section 11 IOSC and SOSC</u></li> <li>When Analog Comparators (ACMP) is enabled, each comparator consumes about 40uA (instead of early claimed 250uA) Individual comparator when enabled consumes about 40uA/each (instead of 80uA/each), and the unity gain buffer consumes about 60uA/80uA (instead of 400uA/800uA) under 3V/5V supply conditions. The above two descriptions are for <u>Section 13 Analog Comparators (ACMP) and 8-bit DAC</u></li> <li>Add red color indication for three available writer mode commands (ERASEMM, ERASEMMIFB and READVERIFYMM) in locked state. The above description is for <u>Section 17 Writer mode</u></li> <li>Revise "Supply Voltage for IO and 1.5V regulator" within 19.2 Recommended Operating Condition" from 2.5~5.5 to 2.35~5.5 The above description is for 19.2, 19.3 &amp; 19.4 of <u>Section 19 Electrical Specifications</u></li> <li>Add information for "Maximum sleep mode IDD at 85°C" &amp; revise "Maximum sleep mode IDD at 125°C" from 30uA to 40uA. The above description is for <u>Section 19.3 DC Electrical Characteristics</u></li> <li>Add RSTN RESET input High and Low voltage and Hysteresis Specification. The above description is for <u>Section 19.3 DC Electrical Characteristics</u></li> <li>Add RSTN RESET input High and Low voltage and Hysteresis Specification.</li> <li>Add RSTN RESET input High and Low voltage and Hysteresis Specification.</li> <li>Add RSTN RESET input High and Low voltage and Hysteresis Specification.</li> <li>Add RSTN RESET input High and Low voltage and Hysteresis Specification.</li> <li>Add RSTN RESET input High and Low voltage and Hysteresis Specification.</li> <li>Add Flash Memory Timing The above description is for <u>Section 19.4 AC Electrica</u></li></ol>	2022.03.17
С	<ol> <li>Add WQFN-16 package support and also land pattern and POD information.</li> <li>Add IS32CS8975 ordering number for WQFN-16 package.</li> <li>Revise Pin 1 name of SOP-8 and TSSOP-16 from VCC to VDDH</li> <li>Add WQFN-16 PINOUT</li> <li>Remove "Stop WDT3 increment in STOP/SLEEP mode" function for SLEEPDIS[2-0] of WDT3CF Watchdog Timer 3 register. The above description is from Section 1.8 Watchdog Timer.</li> </ol>	2022.05.03



	1 Support provimity consing	
	<ol> <li>Support proximity sensing.</li> <li>Undate "Equatures" for interrupt support as "All GPIO pins can be</li> </ol>	
	2. Opdate reatures for interrupt support as All Of 10 pins can be assigned to two external interrupts"	
	3 Delete 256B IBAM and 1792B XBAM in product "Features"	
	4 Add "Halogen-Free compliant" claim in product "Features"	
	5 Add Pin P00 as a multiple function key for CBEE/DAC in "PIN	
	Description and Multifunction Table"	
	6. Update XBAM up to 0x03FFH in "MEMORY MAP"	
	7. WTST wait state cycle modification. For example, default WTST=0x07	
	and wait state cycle=8.	
	Update WTST description as "WTST holds the information about	
	Program Memory access time" and modify "Wait State Cycle" as	
	"Access Time (SYSCLK)" in the WTST setting table.	
	The above description is from <u>1.2 Addressing Timing and Memory</u>	
	Modes	
	8. Add description for MCON "MCON is not meaningful in this chip	
	because it only contains on-chip XRAM and MCON should not be	
	modified from 0x00." in Section 1.2 Addressing Timing and Memory	
	Modes.	
	9. TA/TB Protect support modification:	
	* Remove TA Protect support for register WTST	
	* Only support bit 0 WDT1CLR of WDCON register for TA Protect	
	FLSHADL and FLSHADH	
P	* Modification TB Protect support of Flash Zone protection from	0000 00 04
D	FLSHPRT[0] to FLSHPRT[15]	2023.08.04
	* TB Protect support for register LVDCFG except bit 0 LVTIF	
	10. Revise TCON register description for PINT1F and PINT0F.	
	The above description applies to TCON descriptions in <u>Section 1.5</u>	
	Interrupt System and Section 1.9 System Timers – T0 and T1	
	11. Description modifications for bits 11CKDC1L and 10CKDC1L of	
	register CKCON (0x8E). Please refer to <u>Section 1.8 Watchdog Timer</u>	
	12. Modify SYSCLK as SYSCLK cycle for "SYSCLK cycle" (HOLD I [3:0]+3	
	$) \ge 300$ nsec hold time equation for 12CSS12 register. Please refer to	
	Section 3. 12C Slave Controller 2	
	13. Update 11.2 SUSC description and "Slow oscillator function block".	
	Rename as 11.2 SOSC 128KHZ	
	14. Remove Section 11.3 Clock output	
	15. Modify IFB table in <u>Section 16. Information Block IFB</u> as below	
	Update address 27, 28, 29, and 2A to "Reserved"	
	Update address 31 from "SOSC 256kHz Trim" to "Reserved"	
	Update address "44-FF" to "44-1FF"	
	To. Revise VDD to vDD to synchronize VDD power name in Section 19.	
	17. Add AEU-Q100 qualification for product "Features"	
	18. Update the operation descriptions for URGMODE[2-0] of CUCFG	
	register in Section 1.15 Unecksum/UKU Accelerator	
	is. Update power saving mode support for idle, stop, and sleep in	
	"reatures" section.	

# LUMISSIL MICROSYSTEMS

## IS32CS8975

20. Add IFB addresses 34 & 35 Timer 0 TRIM function and update IFB	
address 41~43 as reserved. Please refer to Section 16 Information	
Block IFB	
21. Add "TSCA compliance" support	