

## FDZ208P

### P-Channel 30 Volt PowerTrench® BGA MOSFET

#### General Description


Combining Fairchild's advanced 30 Volt P-Channel Trench II Process with  $\pm 25$  Volts V<sub>GS</sub>. Abs. Max Gate Rating for the ultimate low  $r_{DS(on)}$  Battery Protection MOSFET. This MOSFET also embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultra-low profile packaging, low gate charge, and low  $r_{DS(on)}$ .

#### Applications

- Battery management
- Load switch
- Battery protection

#### Features

- -12.5 A, -30 V.  $r_{DS(on)} = 10.5 \text{ m}\Omega$  @ V<sub>GS</sub> = -10 V  
 $r_{DS(on)} = 16.5 \text{ m}\Omega$  @ V<sub>GS</sub> = -4.5 V
- Occupies only 14 mm<sup>2</sup> of PCB area. Only 42% of the area of SO-8
- Ultra-thin package: less than 0.8 mm height when mounted to PCB
- 3.5 x 4 mm<sup>2</sup> footprint
- High power and current handling capability



#### Absolute Maximum Ratings

T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DS</sub>	Drain-Source Voltage	-30	V
V <sub>GS</sub>	Gate-Source Voltage	$\pm 25$	V
I <sub>D</sub>	Drain Current – Continuous	-12.5	A
	– Pulsed	-60	
P <sub>D</sub>	Power Dissipation (Steady State)	2.2	W
	(Note 1a)		
T <sub>J</sub> , T <sub>stg</sub>	(Note 1a)	1.0	°C
	Operating and Storage Junction Temperature Range		
		-55 to +150	

#### Thermal Characteristics

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	56	°C/W
R <sub>θJB</sub>	Thermal Resistance, Junction-to-Ball (Note 1)	4.5	
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	0.6	

#### Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape width	Quantity
208P	FDZ208P	13"	8mm	4000 units

## Electrical Characteristics


$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$ , $I_D = -250 \mu\text{A}$	-30			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-20		$\text{mV}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}$ , $V_{GS} = 0 \text{ V}$			-1	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = -25 \text{ V}$ , $V_{DS} = 0 \text{ V}$			-100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = 25 \text{ V}$ , $V_{DS} = 0 \text{ V}$			100	nA
<b>On Characteristics (Note 2)</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \mu\text{A}$	-1	-1.5	-3	V
$\Delta V_{GS(\text{th})}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		5		$\text{mV}/^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}$ , $I_D = -12.5 \text{ A}$ $V_{GS} = -4.5 \text{ V}$ , $I_D = -9.5 \text{ A}$ $V_{GS} = -10 \text{ V}$ , $I_D = -12.5 \text{ A}$ , $T_J = 125^\circ\text{C}$	9 13 11.7	10.5 16.5 15		$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = -10 \text{ V}$ , $I_D = -12.5 \text{ A}$		40		S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = -15 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		2409		pF
$C_{oss}$	Output Capacitance			614		pF
$C_{rss}$	Reverse Transfer Capacitance			300		pF
<b>Switching Characteristics (Note 2)</b>						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -15 \text{ V}$ , $I_D = -1 \text{ A}$ , $V_{GS} = -10 \text{ V}$ , $R_{GEN} = 6 \Omega$		13	24	ns
$t_r$	Turn-On Rise Time			11	21	ns
$t_{d(off)}$	Turn-Off Delay Time			74	119	ns
$t_f$	Turn-Off Fall Time			42	68	ns
$Q_g$	Total Gate Charge	$V_{DS} = -15 \text{ V}$ , $I_D = -12.5 \text{ A}$ , $V_{GS} = -5 \text{ V}$		25	35	nC
$Q_{gs}$	Gate-Source Charge			5		nC
$Q_{gd}$	Gate-Drain Charge			10		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				-1.8	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = -1.8 \text{ A}$ (Note 2)		-0.7	-1.2	V
$t_{rr}$	Diode Reverse Recovery Time	$I_F = -12.5 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$		29.5		ns
$Q_{rr}$	Diode Reverse Recovery Charge			30.2		nC

**Notes:** 1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball,  $R_{\theta JB}$ , is defined for reference. For  $R_{\theta JC}$ , the thermal reference point for the case is defined as the top surface of the copper chip carrier.  $R_{\theta JC}$  and  $R_{\theta JB}$  are guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a) 56°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




b) 119°C/W when mounted on a minimum pad of 2 oz copper


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%


### Dimensional Outline and Pad Layout




## Typical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**


## Typical Characteristics




**Figure 7. Gate Charge Characteristics.**




**Figure 8. Capacitance Characteristics.**



**Figure 9. Maximum Safe Operating Area.**



**Figure 10. Single Pulse Maximum Power Dissipation.**



**Figure 11. Transient Thermal Response Curve.**

Thermal characterization performed using the conditions described in Note 1b.  
Transient thermal response will change depending on the circuit board design.