# Memory FRAM

# 256 K (32 K × 8) Bit

# **MB85R256F**

#### **■ DESCRIPTIONS**

The MB85R256F is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words  $\times$  8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

The MB85R256F is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R256F can be used for 10<sup>12</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM.

The MB85R256F uses a pseudo - SRAM interface.

#### **■ FEATURES**

• Bit configuration :  $32,768 \text{ words} \times 8 \text{ bits}$ • Read/write endurance :  $10^{12} \text{ times / byte}$ 

• Data retention : 10 years ( + 85 °C), 95 years ( + 55 °C), over 200 years ( + 35 °C)

Operating power supply voltage: 2.7 V to 3.6 V

• Low power consumption : Operating power supply current 5 mA (Typ)

Standby current 5 µA (Typ)


Operation ambient temperature range: – 40 °C to + 85 °C
 Package : 28-pin plastic SOP

: 28-pin plastic TSOP(1)

Both are RoHS compliant




### **■ PIN ASSIGNMENTS**



### ■ PIN FUNCTIONAL DESCRIPTIONS

Pin no.	Pin name	Functional description	
1 to 10, 21, 23 to 26	A <sub>0</sub> to A <sub>14</sub>	Address input pins	
11 to 13, 15 to 19	I/O <sub>0</sub> to I/O <sub>7</sub>	Data input/output pins	
20	CE	Chip enable input pin	
27	WE	Write Enable input pin	
22	ŌĒ	Output enable input pin	
28	VDD	Supply Voltage pin	
14	GND	Ground pin	

#### **■ BLOCK DIAGRAM**



#### **■ FUNCTION LIST**

Operation mode	CE	WE	ŌĒ	I/O <sub>0</sub> to I/O <sub>7</sub>	Power supply current
	Н	×	×		0. "
Standby precharge	×	L	L	Hi-Z	Standby (Isa)
	× H H	(105)			
	L	Ł	Ł		
Latch address	P	Н	L		_
	P	L	Н		
Write	L	L	Н	Data input	Operation (las)
Read	L	Н	L	Data output	Operation (IDD)

H: High level, L: Low level, ×: can be either H, L, → or , Hi-Z: High impedance, → : Latch address at falling edge

#### ■ ABSOLUTE MAXIMUM RANGES

Parameter	Symbol	Rat	Unit	
Parameter	Symbol	Min	Max	Offic
Power supply voltage*	V <sub>DD</sub>	- 0.5	+ 4.0	V
Input voltage*	Vin	- 0.5	V <sub>DD</sub> + 0.5	V
Output voltage*	Vоит	- 0.5	V <sub>DD</sub> + 0.5	V
Operation ambient temperature	TA	<b>- 40</b>	+ 85	°C
Storage temperature	Tstg	<b>- 55</b>	+ 125	°C

<sup>\*:</sup> These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Farameter	Syllibol	Min	Тур	Max	Oill
Power supply voltage <sup>*1</sup>	$V_{DD}$	2.7	3.3	3.6	V
Operation ambient temperature*2	TA	<b>- 40</b>	_	+ 85	°C

<sup>\*1 :</sup> These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

<sup>\*2 :</sup> Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. DC Characteristics

(within recommended operating conditions)

Donomotor	Cumbal	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Offic
Input leakage current	Iu	$V_{IN} = 0 V to V_{DD}$			10	μΑ
Output leakage current	ILO	$V_{OUT} = 0 \text{ V to } V_{DD},$ $\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH}$	_	_	10	μА
Operating power supply current*1	loo	$\overline{\text{CE}}$ = 0.2 V, Other inputs = V <sub>DD</sub> - 0.2 V/0.2 V, t <sub>RC</sub> (Min), lout = 0 mA	_	5	10	mA
Standby current*2	IsB	$\overline{CE}, \overline{WE}, \overline{OE} \ge V_{DD}$		5	50	μΑ
High level input voltage	Vıн	V <sub>DD</sub> = 2.7 V to 3.6 V	$V_{\text{DD}} \times 0.8$	_	$V_{DD} + 0.5$ ( $\leq 4.0$ )	V
Low level input voltage	VIL	V <sub>DD</sub> = 2.7 V to 3.6 V	- 0.5		+ 0.6	V
High level output voltage	Vон	Iон = − 2.0 mA	$V_{\text{DD}} \times 0.8$	_	_	V
Low level output voltage	Vol	I <sub>OL</sub> = 2.0 mA	_	_	0.4	V

<sup>\*1:</sup> During the measurement of IDD, the Address and Data In were taken to only change once per active cycle. lout: output current

<sup>\*2:</sup> All pins other than setting pins shall be input at the CMOS level voltages such as  $H \ge V_{DD}, L \le 0 \text{ V}.$ 

#### 2. AC Characteristics

• AC Characteristics Test Condition

Power supply voltage : 2.7 V to 3.6 V

Operation ambient temperature:  $-40~^{\circ}C$  to  $+85~^{\circ}C$ 

Input voltage amplitude : 0.3 V to 2.7 V

Input rising time : 10 ns
Input falling time : 10 ns
Input evaluation level : VDD/2
Output evaluation level : VDD/2
Output Load Capacitance: 100 pF

#### (1) Read cycle

Parameter	Cymbol	Va	Value	
Parameter	Symbol	Min	Max	Unit
Read cycle time	trc	150	_	
CE active time	tca	70	500	
Read pulse width	<b>t</b> RP	70	500	
Precharge time	<b>t</b> PC	80	_	
Address setup time	tas	0		nc
Address hold time	tан	25		ns
CE access time	tce		70	
OE access time	toe	_	70	
CE output floating time	tнz	_	25	
OE output floating time	tонz	_	25	

#### (2) Write cycle


Parameter	Cumbal	Va	Unit		
Parameter	Symbol	Min	Max	Unit	
Write cycle time	twc	150	_		
CE active time	<b>t</b> ca	70	500		
Write pulse width	twp	70	500	1	
Precharge time	<b>t</b> PC	80	_	no	
Address setup time	tas	0	_	ns	
Address hold time	tah	25	_		
Data setup time	tos	50	_		
Data hold time	tон	0	_		

## 3. Pin Capacitance


Parameter	Symbol	Conditions		Value		Unit
Parameter	Syllibol	Conditions	Min	Тур	Max	Oilit
Input capacitance	Cin	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$	_	—	10	pF
Output capacitance	Соит	$f = 1 \text{ MHz}, T_A = +25 \degree C$	_		10	pF

#### **■ TIMING DIAGRAM**


### 1. Read cycle (CE Control)




### 2. Read cycle (OE Control)




### 3. Write cycle (CE Control)



### 4. Write cycle (WE Control)



#### **■ POWER ON/OFF SEQUENCE**



Parameter	Symbol	Value			Unit
Faiametei	Syllibol	Min	Тур	Max	Oilit
CE level hold time at power OFF	tpd	80	_	_	ns
CE level hold time at power ON	tpu	80			ns
Power supply rising time	tr	0.05	_	200	ms

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

#### **■ FRAM CHARACTERISTICS**

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	1012	_	Times/byte	Operation Ambient Temperature T <sub>A</sub> = +85 °C
	10			Operation Ambient Temperature T <sub>A</sub> = +85 °C
Data Retention*2	95		Years	Operation Ambient Temperature T <sub>A</sub> = +55 °C
	≥ 200	_		Operation Ambient Temperature T <sub>A</sub> = + 35 °C

<sup>\*1:</sup> Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

#### **■ NOTES ON USE**


We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

<sup>\*2 :</sup> Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

#### **■ ESD AND LATCH-UP**

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥  2000 V
ESD MM (Machine Model) JESD22-A115 compliant		≥  200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥  1000 V
Latch-Up (I-test) JESD78 compliant	MB85R256FPNF-G-JNE2 MB85R256FPFCN-G-BNDE1	_
Latch-Up (V <sub>supply</sub> overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		≥  300 mA
Latch-Up (C-V Method) Proprietary method		_


#### • Current method of Latch-Up Resistance Test



Note: The voltage  $V_{IN}$  is increased gradually and the current  $I_{IN}$  of 300 mA at maximum shall flow. Confirm the latch up does not occur under  $I_{IN} = \pm 300$  mA.

In case the specific requirement is specified for I/O and  $I_{IN}$  cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

#### • C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

#### ■ REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

#### ■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


### ■ ORDERING INFORMATION

Part number	Package	Shipping form	Minimum shipping quantity
MB85R256FPNF-G-JNE2	28-pin plastic SOP	Tube	*
MB85R256FPFCN-G-BNDE1	28-pin plastic TSOP(1)	Tray	*
MB85R256FPNF-G-JNERE2	28-pin plastic SOP	Embossed carrier tape	1000

<sup>\*:</sup> Please contact our sales office about minimum shipping quantity.


#### **■ PACKAGE DIMENSION**







(Continued)


#### (Continued)





### ■ MARKING(Example)






#### **■ PACKING INFORMATION**


#### 1. Tube

#### 1.1 Tube Dimensions

• Tube/stopper shape (example)




Tube cross-sections and Maximum quantity




(Dimensions in mm)

· Direction of index in tube




#### 1.2 Product label indicators(example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



#### 1.3 Dimensions for Containers


#### (1) Dimensions for inner box



L	W	Н
540	125	75

(Dimensions in mm)

#### (2) Dimensions for outer box




L	W	Н
549	277	180


(Dimensions in mm)

### 2. Tray

### 2.1 Tray Dimensions




#### 2.2 IC orientation




#### 2.3 Product label indicators(example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



#### 2.4 Dimensions for Containers


#### (1) Dimensions for inner box



L	W	Н
165	360	75

(Dimensions in mm)

#### (2) Dimensions for outer box




L	W	Н
355	385	195

(Dimensions in mm)


#### 3. Emboss Tape

#### 3.1 Tape Dimensions (not drawn to scale) (8-pin plastic SOP 150mil)




#### 3.2 IC orientation

8-pin plastic SOP 150mil



#### 3.3 Reel dimensions




Dimensions in mm

Α	В	С	W1	W2
330	100	13	25.4	29.4

#### 3.4 Product label indicators(example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



#### 3.5 Dimensions for Containers


#### (1) Dimensions for inner box



Tape width	L	W	Н
24	365	345	40

(Dimensions in mm)

#### (2) Dimensions for outer box



L	W	Н
415	400	315

(Dimensions in mm)

### ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
14	■ ORDERING INFORMATION	Deleted obsolete parts numbers.
18 to 20	■ PACKING INFORMATION  1. Tube	Tube information is added.
25 to 28	■ PACKING INFORMATION 3. EmbossTape	Tape information is added.

#### FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED

Shin-Yokohama TECH Building, 3-9-1 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://www.fujitsu.com/jp/fsm/en/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR MEMORY SOLUTION") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMICONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Marketing Division