

### **Features and Benefits**

- WLCSP package for minimum footprint
- Ramp control circuit
- $\blacktriangleright$  Fixed I<sup>2</sup>C logic thresholds
- 10-bit D-to-A converter
- $\cdot$  100 μA resolution
- Low voltage I2C serial interface
- Low current draw sleep mode-active low
- 2.3 to 5.5 V operation

### **Applications:**

▪ Camera focus motor

**Package: 6-Bump Chip Scale Package (suffix CG)**



### **Description**

Designed for linear control of small form factor voice coil motors, the A3907 is capable of peak output currents to 102 mA and operating voltages to 5.5 V.

Internal circuit protection includes thermal shutdown with hysteresis, flyback clamp diode, and undervoltage monitoring of  $V_{DD}$ .

### **Functional Block Diagram**









### Bump Side View



### Top Side View





**A3907**

# **Low Voltage Voice Coil Motor Driver**



1) Assured by design and characterization, not production tested.











### **Functional Description**

The A3907 output current is controlled by programming the DAC value via the  $I<sup>2</sup>C$  serial port. The target output current can be calculated by

 $I_$ out = DAC \* 100uA .....where DAC = 1 to 1023

Code  $= 0$  is a disable state for the output sink drive. The DAC will be set to code  $= 0$  upon power up or fault condition on VDD.

**SLEEPZ**. A logic low input will disable all of the internal circuitry and prevent the IC from draining battery power.

**Output Range.** The voltage on the IOUT pin should be over TBDmV to guarantee the accuracy and linearity on the programmed current. The output voltage is a function of the battery voltage, motor resistance, and the programmed load current.

**Clamp Diode.** When the output is turned off the load inductance will cause the output voltage to rise. A clamp diode, from IOUT to VDD, is integrated in the IC to ensure the output voltage remains at a safe level.



**Slew Rate Control.** To allow flexibility on the change in current with respect to time 4 serial port bits are utilized to set the timing between the change between the present current level and the next current level programmed.

When a new current level is programmed, the 3907 will move to the new value by stepping through each of the intermediate current levels until it arrives at the final programmed value. The time between each step is adjustable according to the table below.



#### **Example 1:**



Previous Code = 100 Programmed Code = 200

 $T1 = (200-100)/2$ <sup>\*</sup>781ns = 39uS  $T2 - T1 = 50*50uS = 2.5mS$ 





Previous Code = 1000 Programmed Code = 300

 $T1 = (1000-300)/2$ <sup>\*</sup>781ns = 273uS  $T2 - T1 = 350*100uS = 35mS$ 



**I <sup>2</sup>C Interface.** This is a serial interface that uses two bus lines, SCL and SDA, to access the internal Control registers. Data is exchanged between a microcontroller (master) and the A3907 (slave). The clock input to SCL is generated by the master, while SDA functions as either an input or an open drain output, depending on the direction of the data. The  $I^2C$  input thresolds do not depend on the VDD voltage of the A3907. The levels are fixed at approximately 1V. The fixed levels allow the SDA/SCL lines to be pulled up to a different logic level than the VDD supply of the 3907.

#### **Timing Considerations**

The control sequence of the communication through the  $I<sup>2</sup>C$ interface is composed of several steps in sequence:

1. **Start Condition**. Defined by a negative edge on the SDA line, while SCL is high.

2. **Address Cycle**. 7 bits of address, plus 1 bit to indicate write (0) or read(1), and an acknowledge bit. The address setting is  $0x18$ ,  $0x1A$ ,  $0x1C$  or  $0x1E$ .

#### 3. **Data Cycles**.

Write - 8bits of data addressing internal control register, followed by an acknowledge bit.

4. **Stop Condition**. Defined by a positive edge on the SDA line, while SCL is high.

Except to indicate a Start or Stop condition, SDA must be stable while the clock is high. SDA can only be changed while SCL is low. It is possible for the Start or Stop condition to occur at any time during a data transfer. The A3907 always responds by resetting the data transfer sequence.

The Read/Write bit is set to low, to indicate a write cycle. Mulitple writes are allowed. If desired, the readback bit can be set to "1" to check what was last written.

The Acknowledge is used by the master to determine if the slave device is responding to its address and data. When the A3907 decodes the 7-bit address field as a valid address, it responds by pulling SDA low during the ninth clock cycle.

During a data write from the master, the A3907 pulls SDA low during the clock cycle that follows the data byte, in order to indicate that the data has been successfully received. In both cases, the master device must release the SDA line before the ninth clock cycle, in order to allow this handshaking to occur.



### **A3907 Slave Address**



### **Control Register MSByte** (I<sup>2</sup>C Write register)



### **Control Register LSByte** (I<sup>2</sup>C Write register)



#### **Write Operation**



## **A3907**



### **Applications**

**Headroom.** The current may not reach the programmed level if there is not adequate headroom in the output circuit. The IC output voltage must be over 350mV to guarantee normal linear operation. Vdd, Iload, Rload can be adjusted to ensure the device operates in the linear range. When the below equation is not satisfied the load current will be limited by the series impedance and may not reach the programmed level.

 $VDD(min) - Rhoad(max)*Iout(max) >= 350mV$ 

### **Iout Errors Defined**

#### **Relative accuracy (INL):**

This error is calculated by measuring the worse case deviation from a straight line defined from endpoints. The straight line endpoints are defined by the actual measured values at code=63 and code= 1023. See Figure A.

#### **Differential nonlinearity (DNL) :**

A measure of the monotonicity of the DAC. The slope of the line must always be positive for each incremental step.

 $DNL = [Iout(n+1) - Iout(n)]/LSB - 1 LSB (n = 64 to 1023)$ 

#### **Offset error:**

The measured output current at input code=64 compared to the ideal value according to the transfer function (6.4mA).

#### **Gain Error:**

The difference in the slopes of the ideal transfer function and the actual transfer function. The gain error is calculated by subtracting out the offset error at code 16 from the actual transfer function. This calculated value is compared to the ideal transfer function and reported as a percentage of the ideal full scale value (102.3mA). See Figure B.

#### **Gain Error Drift:**

Change in slope of the transfer function due to temperature, expressed as LSB/C.





**Figure A** 



 **Figure B**



## WLCSP Package



**A3907**



### **Pad Location:**





Copyright ©2009, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

**www.allegromicro.com**

