

#### DESCRIPTION

Thank you for choosing Altera Enpirion power products!

The EN5322 evaluation board is configured to provide a 1.2V output at up to 2A from a 2.4 V to 5.5 V input. The output can be set to 7 different voltages through the three VID output voltage select pins. It can also be adjusted from 0.6V to  $(V_{IN} - 0.2 \times I_{LOAD})$  through the external resistor divider option.

The 4 MHz operation allows for the use of tiny MLCC capacitors. It also enables a very wide control loop bandwidth providing excellent transient performance and reduced output impedance. The internal compensation is designed for unconditional stability for all operating conditions. The Power OK signal is available.

## FEATURES

- Input Voltage Range: 2.4 V 5.5 V
- 7 Output Voltage Options via VID Pins
- Adjustable Output Voltage via External Resistor Divider
- 2A Load Current Guaranteed
- Fully Assembled and Tested

#### Applications

- Area Constrained Applications
- Data Networking Applications
- Wireless Data Cards
- Embedded/Industrial PC
- Set Top Box/Home Gateway
- LDO Replacement
- LP uProcessors, DSP, IO, Memory.

### EVALUATION BOARD BILL OF MATERIALS

Ref Des	Qty	Description	Manufacturer P/N
C1	1	Ceramic Capacitor, 10 uF, 10 V, X7R, 0805	Murata: GRM21BR71A106KE51L
C2	1	Ceramic Capacitor, 470 pF, 50 V, X7R, 0805	Panasonic: ECJ-2VC1H471J
C3, C4	2	Ceramic Capacitor, 22 uF, 6.3 V, X5R, 0805	Panasonic: ECJ2FB0J226M
C11	1	Ceramic Capacitor, 1 uF, 6.3 V, X7R, 0603	Panasonic: ECJ1VB0J105K
U1	1	2 A PWM Converter	Altera Enpirion: EN5322QI-T
R4 <sup>1</sup>	1	Resistor, 2 kOHM, 1%, 1/8 W, 0805	Panasonic: ERJ-6ENF2001V
C8 <sup>2</sup>	1	Electrolytic Capacitor, 150 uF, 10 V	Panasonic: EEVFK1A151P
C10 <sup>2</sup>	1	Ceramic Capacitor, 10 uF, 10 V, X7R, 0805	Murata: GRM21BR71A106KE51L
D1 <sup>2</sup>	1	TVS Unidirect, 600 W, 6.5 V	Littlefuse: SMBJ6.5A
FB1 <sup>2</sup>	1	Multilayer Ferrite Bead, 4000MA, 0805	Wurth: 742792012
J1 <sup>2</sup>	1	Connector, Custom, Vertical Header	Samtec: ASP12192002
TP5-TP9 <sup>2</sup>	5	Connector, Test Point	Keystone: 5016
C5, C6, C9, C12		Not Used	
R1, R2		Not Used	
TP1-TP2		Not Used	


Notes:

- 1. R4 is not required if POK is not used.
- 2. These components are only for demonstration purposes, and are not needed for circuit design.



### Enpirion<sup>®</sup> Power Evaluation Board User Guide EN5322Q PowrSoC


# **EVALUATION BOARD CIRCUIT**







# PRINTED CIRCUIT BOARD LAYOUT



**Figure 2: Component Placement** 

Figure 4: Bottom Layer Layout




Figure 3: Top Layer Layout





Figure 4: Drills





## QUICK START GUIDE

- 1. Preset Power Supply to 2.4 V  $\leq$  V<sub>IN</sub>  $\leq$  5.5 V.
- 2. Turn Power Supply off.
- 3. Place jumper ENABLE at the left position to enable the EN5322. Placing jumper ENA at the right position will disable the EN5322.
- 4. Place jumper POK at the left position to connect pull up resistor R4 to VIN. Left the jumper open if the POK function is not used.
- 5. Place jumpers VS0, VS1, and VS2 according to the following table to set the desired output voltage.

VS2	VS1	VS0	Output Voltage
R	R	R	3.3V
R	R	L	2.5V
R	L	R	1.8V
R	L	L	1.5V
L	R	R	1.25V
L	R	L	1.2V
L	L	R	0.8V
L	L	L	External Divider

Table	2.	VID	Code	Setting
Iabic	۷.	V ID	Oude	Octung

The output voltage can also be set with an external resistor divider. Use a 340 k $\Omega$ , 1 % resistor for R1. Then the value of the bottom resistor R2 is given as:

$$R2 = \frac{204}{V_{OUT} - 0.6} k\Omega$$

where  $V_{OUT}$  is the output voltage. For example, if the desired output voltage is 1 V, R2 should be a 511 k $\Omega$ , 1% resistor.

- 6. Connect input power supply terminals to +VIN (TP8) and GND (TP5).
- 7. Connect load terminals to +VOUT (TP7) and GND (TP6).
- 8. Turn on the Power Supply after making connections.
- 9. The EN5322 will be enabled. The POK output can be observed at TP9. To observe noise-sensitive waveforms on input / output ripple and NC(SW), use the measurement technique as shown in Figure 5. Wrap bus wire around the GND portion of the bare probe and bring it close to the probe tip. Then solder the bus wire to the nearest GND on the board.




Figure 5: Balanced Impedance Scope Probe for Noise Measurements



## Contact Information

Altera Corporation 101 Innovation Drive San Jose, CA 95134 Phone: 408-544-7000 www.altera.com

© 2013 Altera Corporation—Confidential. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera.



Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.