intersil

Precision Low Noise Operational Amplifier

ISL76627

The ISL76627 is a very high precision amplifier featuring very low noise, low offset voltage, low input bias current and low temperature drift making it the ideal choice for applications requiring both high DC accuracy and AC performance. The combination of precision, low noise, and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for ISL76627 include precision active filters, precision power supply controls, data acquisition signal conditioning, sensor interface, instrumentation and high grade audio.

Of particular interest for automotive applications is the wide range operating voltage of this op-amp combined with the combination of precision and speed.

The ISL76627 is available in an 8 Ld SOIC package. The device is offered in standard pin configurations and operates over the extended temperature range of -40°C to +125°C.

The ISL76627 is fully TS16949 compliant and tested to AEC-Q100 specifications.

Features

- ï Very Low Voltage Noise .2.5nV/Hz
- ï Low Input Offset . 70µV, Max.
- ï Superb Offset Drift. 0.5µV/°C, Max.
- ï Input Bias Current . 10nA, Max.
- ï Wide Supply Range .4.5V to 40V
- Gain-bandwidth Product 10MHz Unity Gain Stable
- No Phase Reversal

[Applications](http://www.intersil.com/cda/deviceinfo/0,1477,ISL28127,00.html#app)

- Precision Active Filters
- Instrumentation
- Sensor Interface
- PLL Loop Filtering
- Precision Signal Conditioning
- High Grade Audio

SALLEN-KEY LOW PASS FILTER (1MHz)

FIGURE 1. TYPICAL APPLICATION

FIGURE 2. INPUT NOISE VOLTAGE SPECTRAL DENSITY

. Ordering Information

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to **[TB347](http://www.intersil.com/data/tb/tb347.pdf)** for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pbfree products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for **ISL76627**[. For more information on MSL please see techbrief](http://www.intersil.com/products/deviceinfo.asp?pn=ISL28227) [TB363](http://www.intersil.com/data/tb/tb363.pdf).

Pin Configuration

Pin Descriptions

Absolute Maximum Ratings Thermal Information

Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

4. θ_{1A} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief [TB379](http://www.intersil.com/data/tb/tb379.pdf) for details.

5. For $\theta_{\rm JC}$, the "case temp" location is taken at the package top center.

*IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise n*oted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{\textit{J}}$ = $T_{\textit{C}}$ = $T_{\textit{A}}$

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_0 = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C.

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_0 = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

NOTE:

6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Typical Performance Curves v_s = \pm 15V, v_{CM} = 0V, R_L = Open, unless otherwise specified.

FIGURE 3. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz FIGURE 4. INPUT NOISE VOLTAGE SPECTRAL DENSITY

FIGURE 5. INPUT NOISE CURRENT SPECTRAL DENSITY

FIGURE 7. CMRR vs FREQUENCY, $V_S = \pm 2.25$, $\pm 5V$, $\pm 15V$

FIGURE 8. V_{OS} vs TEMPERATURE vs V_{SUPPLY}

ISL76627

Typical Performance Curves v_s = \pm 15V, V_{CM} = OV, R_L = Open, unless otherwise specified. (Continued)

FIGURE 9. I_{IB} vs TEMPERATURE, $V_S = \pm 15V$

 $= \pm 15V$ FIGURE 10. I_{IB} vs TEMPERATURE, V_S = $\pm 5V$

FIGURE 13. V_{OH} vs TEMPERATURE, $V_S = \pm 15V$

FIGURE 11. I_{OS} vs TEMPERATURE vs SUPPLY FIGURE 12. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 15V$

 $= \pm 15V$ FIGURE 14. V_{OL} vs TEMPERATURE, V_S = $\pm 15V$

Typical Performance Curves v_s = \pm 15V, V_{CM} = OV, R_L = Open, unless otherwise specified. (Continued)

FIGURE 16. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $R_L = 10k\Omega$, $C_L = 100pF$

FIGURE 17. FREQUENCY RESPONSE vs CLOSED LOOP GAIN FIGURE 18. FREQUENCY RESPONSE vs FEEDBACK RESISTANCE

FIGURE 19. GAIN vs FREQUENCY vs R^L

 $R_{\mathfrak{f}}/R_{\mathfrak{g}}$

FIGURE 20. GAIN vs FREQUENCY vs CL

Typical Performance Curves v_s = \pm 15V, V_{CM} = OV, R_L = Open, unless otherwise specified. (Continued)

FIGURE 21. GAIN vs FREQUENCY vs SUPPLY VOLTAGE FIGURE 22. LARGE SIGNAL 10V STEP RESPONSE, V_S = ±15V

FIGURE 24. SMALL SIGNAL TRANSIENT RESPONSE, $V_S = \pm 5V$, ±15V

Typical Performance Curves v_s = \pm 15V, V_{CM} = OV, R_L = Open, unless otherwise specified. (Continued)

FIGURE 27. % OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 15V$

Applications Information

Functional Description

The ISL76627 is a single, low noise 10MHz BW precision op amp. The device is fabricated in a new precision 40V complementary bipolar DI process. A super-beta NPN input stage with input bias current cancellation provides low input bias current (1nA typical), low input offset voltage (10µV typ), low input noise voltage $(3nV/\sqrt{Hz})$, and low 1/f noise corner frequency (5Hz). The amplifier also features high open loop gain (1500V/mV) for excellent CMRR (120dB) and THD+N performance (0.0002% @ 3.5V_{RMS}, 1kHz into 2kΩ). A complementary bipolar output stage enables high capacitive load drive without external compensation.

Operating Voltage Range

The device is designed to operate over the 4.5V (±2.25V) to 40V (±20V) range and are fully characterized at 10V (±5V) and 30V (±15V). Parameter variation with operating voltage is shown in the "Typical Performance Curves" beginning on [page 6.](#page-5-0)

Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, and an additional anti-parallel diode pair across the inputs (see Figures [28](#page-9-0) and [29\)](#page-9-1).

FIGURE 28. INPUT ESD DIODE CURRENT LIMITING- UNITY GAIN

For unity gain applications (see Figure [28\)](#page-9-0) where the output is connected directly to the non-inverting input, a current limiting resistor (R_{IN}) will be needed under the following conditions to protect the anti-parallel differential input protection diodes.

- The amplifier input is supplied from a low impedance source.
- \cdot The input voltage rate-of-rise (dV/dt) exceeds the maximum slew rate of the amplifier $(\pm 3.6 \text{V}/\text{µs}).$

If the output lags far enough behind the input, the anti-parallel input diodes can conduct. For example, if an input pulse ramps from 0V to +10V in 1µs, then the output of the ISL76627 will reach only +3.6V (slew rate = $3.6V/\mu s$), while the input is at 10V. The input differential voltage of 6.4V will force input ESD diodes to conduct, dumping the input current directly into the output stage and the load. The resulting current flow can cause permanent damage to the ESD diodes. The ESD diodes are rated to 20mA, and in the previous example, setting R_{IN} to 1k resistor (see Figure [28\)](#page-9-0) would limit the current to < 6.4mA, and provide additional protection up to ±20V at the input.

In applications where one or both amplifier input terminals are at risk of exposure to high voltage, current limiting resistors may be needed at each input terminal (see Figure [29](#page-9-1) R_{IN} +, R_{IN}) to limit current through the power supply ESD diodes to 20mA.

FIGURE 29. INPUT ESD DIODE CURRENT LIMITING - DIFFERENTIAL INPUT

Output Current Limiting

The output current is internally limited to approximately ±45mA at +25°C and can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. Continuous operation under these conditions may degrade long term reliability.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL76627 is immune to output phase reversal, even when the input voltage is 1V beyond the supplies.

Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation [1:](#page-10-0)

$$
T_{JMAX} = T_{MAX} + \theta_{JA} xPD_{MAX}
$$
 (EQ. 1)

where:

 \cdot P_{DMAX} is the maximum power dissipation of the amplifier in the package, and can be calculated using Equation [2](#page-10-1):

$$
PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L}
$$
 (EQ. 2)

where:

- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- V_S = Total supply voltage
- \cdot I_{GMAX} = Maximum quiescent supply current of the amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

ISL76627 SPICE Model

Figure [30](#page-11-0) shows the SPICE model schematic and Figure [31](#page-12-0) shows the net list for the ISL76627 SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: 1/f and flatband noise, Slew Rate, CMRR, Gain and Phase. The DC parameters are V_{OS} , I_{OS} , total supply current and output voltage swing. The model does not model input bias current. The model uses typical parameters given in the "Electrical Specificationsî table beginning on [page 3](#page-2-2). The AVOL is adjusted for 128dB with the dominate pole at 5Hz. The CMRR is set higher than the "Electrical Specifications" table to better match design simulations $(150dB, f = 50Hz)$. The input stage models the actual device to present an accurate AC representation. The model is configured for ambient temperature of +25°C.

Figures [32](#page-13-0) through [47](#page-15-0) show the characterization vs simulation results for the Noise Voltage, Closed Loop Gain vs Frequency, Closed Loop Gain vs Rf/Rg, Closed Loop Gain vs R_L, Closed Loop Gain vs C_L, Large Signal 10V Step Response, Open Loop Gain Phase and Simulated CMRR vs Frequency.

LICENSE STATEMENT

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.

* source ISL76627_SPICEmodel * Revision D, October 24 2011 LaFontaine * Model for Noise, supply currents, 150dB f=50Hz CMRR, *128dB f=5Hz AOL *Copyright 2009 by Intersil Corporation *Refer to data sheet "LICENSE STATEMENT" Use of *this model indicates your acceptance with the *terms and provisions in the License Statement. * Connections: +input $-$ input * | | +Vsupply -Vsupply output * | | | | | .subckt ISL76627subckt Vin+ Vin- V+ V- VOUT * source ISL76627_SPICEMODEL_0_0 * *Voltage Noise E_En IN+ VIN+ 25 0 1 R_R17 25 0 377.4 TC=0,0 D_D12 24 25 DN V_V7 24 0 0.1 * *Input Stage I_IOS IN+ VIN- DC 1e-9 C C6 IN+ VIN- 2E-12 R R1 VCM VIN- 5e11 TC=0,0 R_R2 IN+ VCM 5e11 TC=0,0 Q_Q1 2 VIN- 1 SuperB Q_Q2 3 8 1 SuperB Q_Q3 V-- 1 7 Mirror Q_Q4 4 6 2 Cascode Q_Q5 5 6 3 Cascode R_R3 4 V++ 4.45e3 TC=0,0 R R4 5 V++ 4.45e3 TC=0,0 C_C4 VIN- 0 2.5e-12 C_C5 8 0 2.5e-12 D_D1 6 7 DX I IEE 1 V-- DC 200e-6 I_IEE1 V++ 6 DC 96e-6 V_VOS 9 IN+ 10e-6 E EOS 8 9 VC VMID 1 * *1st Gain Stage G_G1 V++ 11 4 5 0.0487707 G_G2 V-- 11 4 5 0.0487707 R_R5 11 V++ 1 TC=0,0 R_R6 V-- 11 1 TC=0,0 D_D2 10 V++ DX D_D3 V-- 12 DX V_V1 10 11 1.86 V_V2 11 12 1.86 * *2nd Gain Stage G_G3 V++ VG 11 VMID 4.60767E-3 G_G4 V-- VG 11 VMID 4.60767E-3

```
R_R7 VG V++ 572.958E6 TC=0,0
R R8 V-- VG 572.958E6 TC=0,0
C_C2 VG V++ 55.55e-12 TC=0,0 
C_C3 V-- VG 55.55e-12 TC=0,0
D_D4 13 V++ DX 
D_D5 V-- 14 DX 
V_V3 13 VG 1.86
V_V4 VG 14 1.86
*
*Mid supply Ref
R_R9 VMID V++ 1 TC=0,0 
R_R10 V-- VMID 1 TC=0,0 
I_ISY V+ V- DC 2.2E-3
E_E2 V++ 0 V+ 0 1
E_E3 V-- 0 V- 0 1
*
*Common Mode Gain Stage with Zero
G_G5 V++ VC VCM VMID 31.6228e-9
G_G6 V-- VC VCM VMID 31.6228e-9 
R_R11 VC 17 1 TC=0,0
R_R12 18 VC 1 TC=0,0
L_L1 17 V++ 3.183e-3
L L2 18 V-- 3.183e-3
*
*Output Stage with Correction Current Sources
G G7    VOUT V++ V++ VG 1.11e-2
G G8 V-- VOUT VG V-- 1.11e-2
G_G9 22 V-- VOUT VG 1.11e-2 
G_G10 23 V-- VG VOUT 1.11e-2
D_D6 VG 20 DX 
D_D7 21 VG DX
D_D8 V++ 22 DX 
D_D9 V++ 23 DX 
D_D10 V-- 22 DY
D_D11 V-- 23 DY 
V_V5 20 VOUT 1.12 
V_V6 VOUT 21 1.12
R R15 VOUT V++ 9E1 TC=0,0
R R16 V-- VOUT 9E1 TC=0,0
*
.model SuperB npn
+ is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
+ re=0.065 rc=35 cje=1.5E-12 cjc=2E-12 
+ kf=0 af=0.model Cascode npn
+ is=502E-18 bf=150 va=300 ik=17E-3 rb=140
+ re=0.011 rc=900 cje=0.2E-12 cjc=0.16E-12f 
+ k f = 0 a f = 0.model Mirror pnp
+ is=4E-15 bf=150 va=50 ik=138E-3 rb=185
+ re=0.101 rc=180 cje=1.34E-12 cjc=0.44E-12 
+ kf=0 af=0
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL76627subckt
```
FIGURE 31. SPICE NET LIST

Characterization vs Simulation Results

GAIN (dB)

100

AV = 1

AV = 100

┼┼┼┼╫╫

AV = 10

 $A_V = 1000$

 \top \top \top \top \top \top \top

FIGURE 36. CHARACTERIZED CLOSED LOOP GAIN vs R_f/R_g

⊤⊤⊓⊞⊞ ШT **AV = 1000 R^g = 100, R^f = 100k R^g = 1k, R^f = 100k** ┼┼┼╫╫ 1111 **AV = 100** ₩ ║ N $\mathbb T$ $A_V = 10$ **R^g = 10k, R^f = 100k AV = 1** U N **R^g = OPEN, R^f = 0 1k 10k 100k 1M 10M 100M FREQUENCY (Hz)**

FIGURE 37. SIMULATED CLOSED LOOP GAIN vs R_f/R_g

Characterization vs Simulation Results (Continued)

FIGURE 38. CHARACTERIZED CLOSED LOOP GAIN vs R_L FIGURE 39. SIMULATED CLOSED LOOP GAIN vs R_L

FIGURE 43. SIMULATED LARGE SIGNAL 10V STEP RESPONSE

Characterization vs Simulation Results (Continued)

FIGURE 45. SIMULATED OPEN-LOOP GAIN, PHASE vs **FREQUENCY**

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to [www.intersil.com/products](http://www.intersil.com/product_tree) for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: **ISL76627**

[To report errors or suggestions for this datasheet, please go to](www.intersil.com/askourstaff) www.intersil.com/askourstaff

[FITs are available from our website at h](http://rel.intersil.com/reports/search.php)ttp://rel.intersil.com/reports/search.php

[For additional products, see](http://www.intersil.com/product_tree/) www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third *parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 3, 3/11

NOTES:

- **1. Dimensioning and tolerancing per ANSI Y14.5M-1982.**
- **2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.**
- **3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.**
- **4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.**
- **5. Terminal numbers are shown for reference only.**
- **6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch). 7. Controlling dimension: MILLIMETER. Converted inch dimensions are not**
- **necessarily exact.**
- **8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.**