

FLASHlogic

Programmable Logic Device Family

June 1996, ver. 2 Data Sheet

- **Features...** High-performance programmable logic device (PLD) family
	- SRAM-based logic with shadow FLASH memory elements fabricated on advanced CMOS technology
	- Logic densities from 1,600 to 3,200 usable gates (see Table 1)
	- Combinatorial speeds with t_{PD} as low as 10 ns
	- Counter frequencies of up to 80 MHz
	- 8 to 16 logic array blocks (LABs) linked by a 100%-connectable programmable interconnect array (PIA) for improved fitting of complex designs
	- 24V10 macrocell features available
		- Dual feedback on all I/O pins
		- Product-term allocation matrix supporting up to 16 product terms per macrocell
		- Programmable registers providing D, T, SR, and JK flipflop functionality with clear, preset, and clock controls
		- Fast 12-bit identity compare option
	- Fully compliant with *PCI Local Bus Specification*, version 2.1

- In-system programmability (ISP) support
- Programmable security bit for protection of proprietary designs
- Supported by industry-standard design and programming tools from Altera and other vendors

General Description

FLASHlogic devices are SRAM-based devices with shadow FLASH memory elements. Fabricated on advanced CMOS technology, FLASHlogic devices provide from 1,600 to 3,200 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 80 MHz. Table 2 shows the available speed grades for FLASHlogic devices.

FLASHlogic devices have a unique combination of features that is ideal for a variety of applications, including communications and bus interface controllers. They provide low power consumption and user-selectable 5.0-V and 3.3-V outputs, making FLASHlogic devices useful for mixedvoltage applications such as portable and embedded systems.

The FLASHlogic device architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. In addition, FLASHlogic devices easily integrate multiple programmable logic devices ranging from PALs, GALs, and 22V10s to MACH, pLSI, and FPGA devices. With speed, density, and I/O resources comparable to commonly used masked gate arrays, FLASHlogic devices are ideal for gate array prototyping and PC applications. In addition, FLASHlogic devices in the -10 speed grade are PCI-compliant.

FLASHlogic devices are available in plastic J-lead chip carrier (PLCC) and plastic quad flat pack (PQFP) packages.

FLASHlogic devices contain 8 to 16 LABs linked by a PIA. Each LAB can be defined as either a 24V10 logic block of 10 macrocells or a 128×10 SRAM block. When defined as a 24V10 logic block, all 10 macrocells have a programmable-AND/allocatable-OR array and a configurable register with independently programmable clock, clear, and preset functions. To build complex logic functions, product-term allocation allows up to 16 product terms for a single macrocell.

FLASHlogic devices provide dedicated pins compliant with the JTAG IEEE 1149.1-1990 specification. The JTAG pins support BST, ICR, and ISP. ICR and ISP offer the designer greater flexibility in prototyping new designs. These features make FLASHlogic devices ideal for applications in which the final configuration is not fixed.

FLASHlogic devices are supported by industry-standard PC- and workstation-based EDA tools, including the Altera PLDshell Plus development system. The MAX+PLUS II development software also provides programming and configuration support for FLASHlogic devices.

The FLASHlogic device architecture includes the following elements:

Functional Description

- Logic array blocks (LABs)
	- 24V10 configuration
	- SRAM configuration
- Programmable interconnect array (PIA)
- I/O control blocks

[Figure 1](#page-3-0) shows the block diagram of the FLASHlogic device architecture, which consists of LABs linked by a 100%-connectable PIA.

Figure 1. FLASHlogic Device Block DIagram

Logic Array Blocks

The FLASHlogic device architecture is based on the linking of highperformance, flexible logic array modules called logic array blocks (LABs). Each LAB can be configured as a 24V10 logic block or as a 128×10 SRAM block. The LABs are linked via the PIA, which is fed by all dedicated inputs, I/O pins, and either macrocells (in 24V10 configuration) or SRAM outputs (in SRAM configuration). Each LAB is fed by 24 signals from the PIA and 2 global clocks.

24V10 Configuration

When a LAB is configured as a 24V10 logic block, each block contains the following elements:

- 10 macrocells
- A 12-bit identity comparator
- 2 global clocks
- Control logic for array clocks, and for clear, preset and output enable signals

Figure 2 shows a diagram of a LAB configured as a 24V10 logic block.

Figure 2. LAB in 24V10 Configuration

Macrocells

Each FLASHlogic macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term allocation circuit, and the programmable register. See Figure 3.

Combinatorial logic is implemented in the logic array, which provides 2 sets of 2 product terms per macrocell. Macrocells 0 and 9 each have 14 product terms, and macrocells 2 through 8 each have 4 product terms. Each macrocell can borrow product terms from adjacent macrocells to increase the total number of product terms per macrocell up to a maximum of 8. The macrocells located at the ends of each LAB have additional product terms and support up to 16 product-term equations. The performance of each macrocell is uniform regardless of whether 2 or 16 product terms are used. [Figure 4](#page-6-0) shows the flexible product-term allocation circuit.

In registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock, preset, and clear controls. If necessary, the register can be bypassed for combinatorial operation.

Figure 4. LAB Product-Term Allocation

Each LAB supports four clock signals—two global clocks and two array clock signals. The EPX8160 has 4 global clock pins: CLK1 and CLK2 are for LABs 0 through 7, and CLK3 and CLK4 are for LABs 8 through 15. Global clocking is provided by either of two global clock signals or two delayed global clock signals. Array clocking is provided by two LAB product terms. Each register in the LAB can be clocked by the true or the complement of any two of the four clock signals.

Each programmable register can be clocked in three different modes:

- Global mode, by either of two global clock signals. This mode achieves the fastest clock-to-output performance.
- Delayed global mode, by either of two global clock signals with an added local delay (within the LAB).
- Array mode, by either of two array clocks implemented with a product term. In this mode, the register can be clocked by signals from buried macrocells.

These clocking modes give FLASHlogic devices increased timing flexibility, enabling the designer to vary the setup, hold, and clock-tooutput times of each register. See Table 3. These clocking modes are particularly useful for integrating devices with short-setup-time microprocessors, such as a Pentium microprocessor.

Each register also supports array preset and clear functions. These functions are driven by product terms and can be inverted. See [Figure 2](#page-4-0) [on page 269](#page-4-0) for a diagram of this logic.

Comparator Circuit

Each LAB also provides a comparator circuit that compares up to 12 pairs of inputs within the t_{PD} of the device. The product-term allocation matrix allows any one of the 10 macrocells in the LAB to use the output of the comparator circuit. See Figure 5.

Figure 5. 12-Bit Identity Compare Logic

The an and bn signals represent a fan-in pair. The /en signal represents an architecture control bit.

SRAM Configuration

Each FLASHlogic LAB can be configured as a 128×10 (128 words by 10 bits) SRAM block, as shown in Figure 6. The SRAM block can be defined with either a bidirectional I/O data bus or with separate input and output data buses.

Figure 6. LAB in SRAM Configuration

The SRAM is accessed using a subset of the 24-signal fan-in from the PIA: 7 bits are for address information; 10 bits are for input data; 3 bits are for block enable (/BE), write enable (/WE), and output enable (/OE) controls, as shown in Table 4.

During power-up, the SRAM memory elements are initialized by on-chip, nonvolatile configuration cells. During operation, the SRAM contains a copy of the information contained in the nonvolatile configuration FLASH cells unless other data is written to these SRAM blocks. Therefore, the SRAM block can emulate read-only memory (ROM).

When an LAB is configured as SRAM, all product terms are used as SRAM blocks and cannot be used for regular macrocell logic. Multiple LABs can be cascaded to create larger SRAM blocks to increase the width or depth of the memory.

Programmable Interconnect Array

Signals are routed between LABs by the 100%-connectable programmable interconnect array (PIA). This global bus connects any signal source to any destination on the device. All dedicated pins, I/O pins, and macrocell outputs feed into the PIA and are accessible to all LABs. The high degree of connectivity and efficient resource management between LABs minimizes routing problems during design debugging.

The routing delays of channel-based routing schemes in masked or fieldprogrammable gate arrays (FPGAs) are cumulative, variable, and pathdependent. In contrast, the FLASHlogic PIA has a fixed delay. Therefore, the PIA eliminates skew between signals, making timing and performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is either individually controlled by one of the two local LAB output enable signals generated within each LAB or directly connected to GND or V_{CC} . Figure 7 shows the I/O control block for FLASHlogic devices.

When the tri-state buffer control is connected to GND, the output is tristated (high-impedance), and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The FLASHlogic architecture provides dual I/O feedback in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

Input Configuration

Device inputs, as well as I/O pins that are used as inputs, can be optimized for minimum standby current during either CMOS or TTL operation by using the CMOS_LEVEL keyword (for 5.0-V CMOS inputs) and the TTL_LEVEL keyword (for TTL or 3.3-V CMOS inputs) available in the PLDasm design language supported by PLDshell Plus. TTL_LEVEL is the default condition for PLDasm.

Output Configuration

FLASHlogic device outputs can be configured to meet a variety of systemlevel requirements.

3.3-V or 5.0-V Operation

The pins in an I/O control block can operate at 3.3 V or 5.0 V. This functionality enables the designer to mix 3.3-V outputs and 5.0-V inputs if the appropriate V_{CCO} pins are tied to a 3.3-V power supply. FLASHlogic devices require a V_{CC} of 5.0 V for normal operation. However, the V_{CCO} pin associated with each LAB pair can be connected to either a 5.0-V or 3.3-V power supply to control the output voltages of the I/O pins of that LAB pair. This feature allows FLASHlogic devices to be used in mixedvoltage systems. For example, the devices can be used as an interface between a 3.3-V CPU and 5.0-V peripheral logic.

Power sequencing is required when any or all LABs operate at 3.3-V levels. Thus, the voltage levels of the 5.0-V source must be greater than or equal to the 3.3-V source during power-up and power-down.

Open-Drain Output Option

FLASHlogic devices can be configured to provide an optional open-drain output for each I/O pin. If desired, complex equations can be implemented using multiple open-drain outputs with an externally supplied pull-up resistor to emulate an additional OR plane.

CMOS-Compatible Outputs

A weak pull-up resistor is provided for CMOS-compatible outputs. This resistor is always active in both 3.3-V and 5.0-V modes.

I/O Pull-Up Resistor

EPX8160 devices contain active-weak pull-up resistors on the I/O pins that hold the I/O at a logic high during power-up, reconfiguration, and erase/program cycles. This resistor is disabled during normal device operation to reduce power consumption. Dedicated inputs do not have active pull-up resistors.

High Drive Outputs

EPX880 and EPX8160 output buffers are designed specifically for applications requiring high drive current. These buffers enable the devices to drive a bus (including PCI), and concurrently provide 10-ns pin-to-pin performance, which eliminates the need for external buffers and their associated delays.

PCI Compliance

EPX880 and EPX8160 5.0-V output buffers are designed to meet the current-vs.-voltage specifications for PCI. EPX880-10 and EPX8160-10 devices also offer a predictable, 10-ns pin-to-pin propagation delay, a 6-ns clock-to-signal valid delay, and a 6.5-ns synchronous setup time to meet the timing demands of PCI applications. To support bidirectional PCI signals, two output enable product terms are provided in each LAB, for a total of 16 product terms for EPX880 devices and 32 product terms for EPX8160 devices.

f Go to *Application Note 41 (PCI Bus Applications in Altera Devices)* for more information on using EPX8160 devices in PCI applications.

JTAG Operation FLASHlogic devices support JTAG IEEE Std. 1149.1-1990 boundary-scan testing (BST). The JTAG BST architecture enables fault-isolation testing of board designs at the device level, enhances production testing and field repair, and is ideal for fault-tolerant applications.

> FLASHlogic BST support consists of an instruction register, a data register, scan cells, and associated logic, all of which are accessed through the test access port (TAP). The TAP interface consists of three inputs—test mode select (TMS), test data input (TDI), and test clock input (TCK)—and one output, test data output (TDO).

> An EPX880 device contains one JTAG TAP controller. An EPX8160 device contains two JTAG TAP controllers, each of which can operate independently or simultaneously for reconfiguration, reprogramming, and boundary-scan testing. [Figure 8](#page-14-0) shows the internal connection of the JTAG TAP controllers.

Figure 8. JTAG TAP Controller Connections

EPX880

Note:

(1) 5.0 or 12.0 V for EPX880 devices.

EPX8160

JTAG Interface

In FLASHlogic devices, the boundary-scan I/O pins are linked to form a shift register chain for all active pins. This chain provides a path that can be used to shift boundary-scan data into and out of the device.

For example, a continuity test can be performed between two JTAG devices on a circuit board by placing a known value on the output buffers of one device and observing the input buffers of the other device. The same technique can also be used to perform in-circuit functional testing of FLASHlogic devices for prototyping new system designs.

The 4-pin JTAG test interface is also used for standard programming, ICR, and ISP.

Boundary-Scan Instructions

The FLASHlogic boundary-scan instruction register (IR) supports the JTAG instructions used for the Program/Verify modes. See Table 5.

f Go to *Application Note 39 (JTAG Boundary-Scan Testing in Altera Devices)* for more information about JTAG operation.

Figure 9. FLASHlogic AC Test Conditions

Power-supply transients can affect AC measurements. For accurate measurements, avoid simultaneous transitions of multiple outputs. Do not perform threshold tests under AC conditions. Large-amplitude, fast ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, they can significantly reduce observable noise immunity.

Software Support

FLASHlogic devices are supported by industry-standard PC- and workstation-based EDA tools, including the Altera PLDshell Plus development system and the FLASHlogic Download Cable. In addition, MAX+PLUS II provides programming and configuration support. See the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* in this data book for more information.

f Go to the *PLDshell Plus/PLDasm User's Guide* for information on programming and configuring FLASHlogic devices using PLDshell Plus.

[Table 6](#page-18-0) lists the third-party vendors that provide software support.

Simulation models are provided by the following vendors:

- Synopsys Logic Modeling SmartModel—Device model support for behavioral simulation through a variety of simulators.
- Viewlogic ViewSim—Simulation model for Viewlogic verification tools.

Device Programming

FLASHlogic devices can be programmed with MAX+PLUS II software on 486- and Pentium-based PCs using an Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs continuity checking to ensure adequate electrical contact between the adapter and the device. See the *Altera Programming Hardware Data Sheet* in this data book for more information.

FLASHlogic devices can also be programmed in-system with the MAX+PLUS II software using the BitBlaster serial download cable, and with the PLDshell Plus software using the Altera FLASHlogic Download Cable. Data I/O and other programming hardware manufacturers also provide programming support for FLASHlogic devices. See *Programming Hardware Manufacturers* in this data book for more information.

FLASHlogic Device Absolute Maximum Ratings [Note \(1\)](#page-20-0)

FLASHlogic Device Recommended Operating Conditions

FLASHlogic Device DC Operating Conditions [Note \(3\)](#page-20-0)

FLASHlogic Device Programming Conditions Notes (3), (7)

FLASHlogic Device Capacitance Notes (8), (9)

FLASHlogic Device ICC Supply Current Values Note (8)

Notes to tables:

- (1) See *Operating Requirements for Altera Devices Data Sheet* in this data book.
- (2) The minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 7.0 V for periods of less than 20 ns under no-load conditions.
- (3) Operating conditions: $T_A = 0^\circ C$ to 70° C, $V_{CC} = 5.0 V \pm 5\%$ for commercial use.
	- $T_A = -40^\circ \text{ C}$ to 85° C, $V_{CC} = 5.0 \text{ V} \pm 5\%$ for industrial use.
- (4) The I_{OH} parameter refers to high-level TTL output current. The I_{OL} parameter refers to low-level TTL output current.
- (5) Input leakage current on JTAG pins is tested at $\pm 20 \mu A$.
- (6) No more than 1 output should be tested at a time. The duration of the test should not exceed 1 second.
- (7) Typical values are for $T_A = 25^\circ$ C, $V_{CC} = 5.0$ V, $V_{PP} = 12.0$ V.
(8) Typical values are for $T_A = 25^\circ$ C, $V_{CC} = 5.0$ V.
- (8) Typical values are for $T_A = 25^\circ$ C, $V_{CC} = 5.0$ V.
(9) Capacitance is measured at 25° C, and is samp
- Capacitance is measured at 25° C, and is sample-tested only.
- (10) Measured with a 20-bit, loadable, enabled, up/down counter programmed into each LAB pair.

Figure 10 shows the typical output drive characteristics for FLASHlogic devices.

Figure 10. Output Drive Characteristics of FLASHlogic Devices

Timing Model FLASHlogic devices have fixed internal delays that allow the user to determine the worst-case timing for any design. Device timing can be analyzed with a variety of industry-standard EDA simulators and timing analyzers, or with the timing model shown in [Figure 11.](#page-22-0)

Industry-standard EDA tools provide timing simulation, point-to-point delay prediction, and detailed analysis for system-level performance evaluation. External timing parameters represent pin-to-pin timing delays. Switching waveforms for these timing parameters (including SRAM read and SRAM write cycles) are shown in [Figure 12](#page-23-0).

f Go to *Application Note 79 (Understanding FLASHlogic Timing)* for more information on FLASHlogic timing parameters.

Figure 12. Switching Waveforms (Part 1 of 3)

Combinatorial Mode

Global Clock Mode

Array Clock Mode

Figure 12. Switching Waveforms (Part 2 of 3)

Register SRAM Read

SRAM Write Cycle 1 (/WE-Controlled Timing)

Figure 12. Switching Waveforms (Part 3 of 3)

SRAM Write Cycle 2 (/BE-Controlled Timing)

FLASHlogic Device AC Operating Conditions

FLASHlogic Programmable Logic Device Family Data Sheet

Notes to tables:

-
- (1) The f_{MAX} values represent the highest frequency for pipelined data.
(2) This parameter is a guideline that is sample-tested only and is based This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (3) Measured with a 10-bit loadable, enabled, up/down binary counter programmed into each LAB.
- (4) Operating conditions: $T_A = 0^\circ \text{C}$ to 70° C, $V_{CC} = 5.0 \text{ V} \pm 5\%$ for commercial use.
	- $T_A = -40^\circ \text{C}$ to 85° C, $V_{CC} = 5.0 \text{ V} \pm 5\%$ for industrial use.
- (5) These signals are measured at \pm 0.5 V from steady-state voltage as driven by specified output load. Enable values are measured starting from 1.5 V on output.
- (6) These specifications do not apply when separate data-in and data-out buses are used.
- (7) When using the delay clock, calculate the timing with the values in parentheses.

Power Consumption

Supply power (P) versus frequency (**fMAX** in MHz) for FLASHlogic devices is calculated with the following equation:

 $P = P_{INT} + P_{IO}$

 $P = I_{CC_ACTIVE} \times V_{CC} + P_{IO}$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines provided in *Application Note 74 (Evaluating Power for Altera Devices)* in this data book.

The I_{CCACTIVE} value depends on the switching frequency and the application logic. The I_{CC_ACTIVE} value is calculated with the following equation:

 $I_{CC_ACTIVE} = A \times MC + C \times MC \times f_{MAX} \times \text{tog}_{LC}$

The parameters in this equation are as follows:

 $A, C =$ Constants, shown in Table 7

The formula for calculating I_{CC_ACTIVE} provides an estimate based on typical conditions using a typical pattern of a 20-bit, loadable, enabled, up/down binary counter with no output load in each pair of LABs. Actual I_{CC} values should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 13 shows typical I_{CC} supply current versus frequency curves for FLASHlogic devices.

Figure 13. ICC vs. Frequency for FLASHlogic Devices

Power-Up Cycle Because V_{CC} rise times can vary significantly from one application to another, the device power-up cycle time varies. For a monotonic V_{CC} rise (1 ms/V minimum), the power-up cycle begins when V_{CC} reaches its minimum value and ends 100 µs after V_{CC} reaches the minimum value.

> Internal power-up reset circuits ensure that all flipflops are reset to a logic low after the device has powered up. Also, the JTAG TAP controller is put into the test-logic-reset state. During power-up, EPX880 I/O pins are tristated; EPX8160 I/O pins are held high by an active-weak pull-up resistor. Upon completion of the power-up cycle, the outputs on an unprogrammed EPX880 device are placed in a high-impedance state. The outputs on an unprogrammed EPX8160 device are placed in a highimpedance state if V_{PP} is held below 2.0 V; the outputs are tri-stated if V_{PP} is held above 2.0 V.

Power-On Reset (POR)

FLASHlogic device configuration data can be reloaded from FLASH memory at any time by issuing a JTAG RESET instruction. For EPX880 and EPX8160 devices, the device configuration data from FLASH memory can also be reloaded by holding V_{PP} at a logic low (0.8 V maximum) for a minimum of 300 ns. By holding V_{PP} low during power-up, the power-up cycle can be delayed. The power-up cycle is completed within a delay of t_{RESET} after V_{PP} reaches 2.0 V (see Table 8). During normal operation, V_{PP} must be held at a logic high (2.4 V minimum) or tied to the V_{PP} supply (12.0 V) for EPX8160 devices.

During reconfiguration or reprogramming, the JTAG RESET instruction is automatically issued by the PENGN or JED2JTAG software utilities provided with PLDshell Plus. It is not necessary to pull V_{PP} low for a reconfiguration or reprogram cycle.

 ϵ For more information on configuring or programming FLASHlogic devices using the JTAG interface, go to the following documents:

■ *Application Note 45 (Configuring FLASHlogic Devices)*

■ *Application Note 39 (JTAG Boundary-Scan Testing in Altera Devices*

Pin Descriptions

Table 9 describes the pin names and descriptions for FLASHlogic devices.

Note:

(1) Proper power decoupling is required on all power pins. A 0.1-µF decoupling capacitor is recommended between each power pin and ground.

Device Pin-Outs

Tables 10 through [13](#page-38-0) show the pin names and numbers for the pins in each device FLASHlogic device package.

Note:

(1) A dash (–) indicates that the macrocell is buried.

Note:

(1) A dash (–) indicates that the macrocell is buried.

Pin-Out Diagrams

Figures 14 and [15](#page-42-0) show the package pin-out diagrams for FLASHlogic devices.

Figure 14. EPX880 Package Pin-Out Diagram

Package outlines not drawn to scale. See Tables [10](#page-34-0) and [11](#page-35-0) for pin-out information.

Figure 15. EPX8160 Package Pin-Out Diagram

Package outline not drawn to scale. See Tables [12](#page-37-0) and [13](#page-38-0) for pin-out information.

Copyright © 1995, 1996 Altera Corporation, 2610 Orchard Parkway, San Jose, California 95134, USA, all rights reserved.

By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice.