


CMOS Latched 8/16 Channel Analog Multiplexers

ADG526A/ADG527A

FEATURES

44V Supply Maximum Rating V_{SS} to V_{DD} Analog Signal Range Single/Dual Supply Specifications Wide Supply Ranges (10.8V to 16.5V) Microprocessor Compatible (100ns WR Pulse) Extended Plastic Temperature Range (-40°C to +85°C) Low Leakage (20pA typ) Low Power Dissipation (28mW max) Available in DIP, SOIC, PLCC and LCCC Packages Superior Alternative to: DG526 DG527

FUNCTIONAL BLOCK DIAGRAMS



GENERAL DESCRIPTION

The ADG526A and ADG527A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels respectively. On-chip latches facilitate microprocessor interfacing. The ADG526A switches one of 16 inputs to a common output depending on the state of four binary addresses and an enable input. The ADG527A switches one of 8 differential inputs to a common differential output depending on the state of three binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG526A and ADG527A are designed on an enhanced LC^2MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON} .

PRODUCT HIGHLIGHTS

- 1. Single/Dual Supply Specifications with a Wide Tolerance: The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
- 2. Easily Interfaced:

The ADG526A and ADG527A can be easily interfaced with microprocessors. The \overline{WR} signal latches the state of the Address control lines and the Enable line. The \overline{RS} signal clears both the address and enable data in the latches resulting in no output (all switches off). \overline{RS} can be tied to the microprocessor reset pin.

- 3. Extended Signal Range: The enhanced LC^2MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .
- 4. Break-Before-Make Switching: Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- 5. Low Leakage:

Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 617/329-4700
 Fax:
 617/326-8703
 Twx:
 710/394-6577

 Telex:
 924491
 Cable:
 ANALOG NORWOODMASS

ADG526A/ADG527A — SPECIFICATIONS Dual Supply (v_{op} = +10.8V to +16.5V, v_{ss} = -10.8V to -16.5V unless otherwise noted.)

	ADG526AADG526AADG526AADG527AADG527AADG527AK VersionB VersionT Version							
Parameter	+25℃	- 40°C to + 85°C	+25℃	- 40°C to + 85°C	+25℃	– 55°C to + 125°C	Units	Comments
ANALOG SWITCH								
Analog Signal Range	V _{SS} V _{DD}	V _{SS} V _{DD}	V _{SS} V _{DD}	V _{SS} V _{DD}	$egin{array}{c} V_{SS} \ V_{DD} \end{array}$	V _{SS} V _{DD}	V min V max	
R _{ON}	280 450	600	280 450	600	280 450	600	Ω typ Ω max	$-10V \le V_{S} \le +10V, I_{DS} = 1mA;$ Test Circuit 1
R _{ON} Drift	300 0.6	400	300 0.6	400	300 0.6	400	Ω max Ω max %/°C typ	$V_{DD} = 15V(\pm 10\%), V_{SS} = -15V(\pm 10\%)$ $V_{DD} = 15V(\pm 5\%), V_{SS} = -15V(\pm 5\%)$ $-10V \leqslant V_{S} \leqslant +10V, I_{DS} = 1mA$
R _{ON} Match	5		5		5		% typ	$-10V \le V_{\rm S} \le +10V, I_{\rm DS} = 1\text{mA}$
I _S (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02	50	nA typ nA max	$V_1 = \pm 10V, V_2 = \mp 10V;$ Test Circuit 2
I _D (OFF), Off Output Leakage ADG526A ADG527A	0.04 1 1	200 100	0.04 1 1	200 100	0.04 1 1	200 100	nA typ nA max nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 3
I _D (ON), On Channel Leakage ADG526A ADG527A	0.04 1 1	200 100	0.04 1 1	200 100	0.04 1 1	200 100	nA typ nA max nA max	$V1 = \pm 10V, V2 = \mp 10V;$ Test Circuit 4
I _{DIFF} , Differential Off Output Leakage (ADG527A only)		25		25		25	nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 5
DIGITAL CONTROL V _{INH} , Input High Voltage V _{INL} , Input Low Voltage I _{INL} or I _{INH} C _{IN} Digital Input Capacitance	8	2.4 0.8 1	8	2.4 0.8 1	8	2.4 0.8 1	V min V max μA max pF max	$V_{IN} = 0$ to V_{DD}
DYNAMIC CHARACTERISTICS ¹								
t _{TRANSITION}	200 300	400	200 300	400	200 300	400	ns typ ns max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 6
t _{open}	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{ON}(EN, \overline{WR})$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 9
t _{OFF} (EN, RS) t _w Write Pulse Width	200 300 100	400 120	200 300 100	400 120	200 300 100	400 130	ns typ ns max ns min	Test Circuits 8 and 10 See Figure 1
t _S Address, Enable Setup Time t _H Address, Enable Hold Time t _{RS} Reset Pulse Width		100 10 100		100 10 100	I.	100 10 100	ns min ns min ns min	See Figure 1 See Figure 1 See Figure 2
OFF Isolation	68 50	100	68 50	100	68 50	100	dB typ dB min	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15pF,$ $V_S = 7V \text{ rms}, f = 100 \text{kHz}$
C _s (OFF) C _D (OFF)	5		5		5		pF typ	$V_{\rm EN} = 0.8 V$
ADG526A	44		44		44		pFtyp	$V_{EN} = 0.8V$
ADG527A Q _{INJ} , Charge Injection	22 4		22 4		22 4		pF typ pC typ	$R_s = 0\Omega, V_s = 0V;$ Test Circuit 11
POWER SUPPLY								
I _{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I _{SS}	20	0.2	20 ·	0.2	20	0.2	μA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	28	10	28	10	28	mW typ mW max	

A REAL PROPERTY.

NOTE ¹Sample tested at + 25°C to ensure compliance.

Specifications subject to change without notice.

Single Supply (V_{DD} = +10.8V to +16.5V, V_{SS} = GND = 0V unless otherwise noted.)

	ADG526A ADG527A K Version		ADG526A ADG527A B Version		ADG526A ADG527A T Version				
Parameter	+ 25°C	- 40°C to + 85°C	+25℃	-40°C to +85°C	+ 25°C	- 55°C to + 125°C	Units	Comments	
ANALOGSWITCH									
Analog Signal Range	Vss	Vss	Vss	Vss	Vss	Vss	V min		
	VDD	VDD	V _{DD}	V _{DD}	V _{DD}	VDD	V max		
R _{ON}	500	· DD	500	00	500	55	Ωtyp	$0V \le V_S \le +10V$, $I_{DS} = 0.5mA$; Test Circuit	
NON	700	1000	700	1000	700	1000	Ωmax		
D D //		1000		1000	0.6	1000	%/°C typ	$0V \leq V_S \leq +10V, I_{DS} = 0.5 \text{mA}$	
R _{ON} Drift	0.6		0.6		5			$0V \le V_S \le +10V, I_{DS} = 0.5 \text{mA}$	
R _{ON} Match	5		5		>		% typ		
I _S (OFF), Off Input Leakage	0.02		0.02		0.02		nA typ	V1 = +10V/0V, V2 = 0V/+10V;	
-3(//- 1 0	1	50	1	50	1	50	nA max	Test Circuit 2	
		• -			0.04			$V_1 = +10V/0V, V_2 = 0V/+10V;$	
I _D (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ		
ADG526A	1	200	1	200	1	200	nA max	Test Circuit 3	
ADG527A	1	100	1	100	1	100	nA max		
I _D (ON), On Channel Leakage	0.04		0.04		0.04		nA typ	V1 = +10V/0V, V2 = 0V/+10V;	
		200	1	200	1	200	nAmax	Test Circuit 4	
ADG526A	1				1	100	nA max	rest chicult i	
ADG527A	1	100	1	100	1	100		V1 = +10V/0V, V2 = 0V/+10V;	
I _{DIFF} , Differential Off Output								- · · ·	
Leakage (ADG527A only)		25		25		25	nA max	Test Circuit 5	
DIGITAL CONTROL									
V _{INH} , Input High Voltage		2.4		2.4		2.4	V min		
V INH, Input High Voltage		0.8		0.8		0.8	Vmax		
VINL, Input Low Voltage						1	$\mu A \max$	$V_{\rm IN} = 0$ to $V_{\rm DD}$	
I _{INL} or I _{INH}		1		1		1		VIN-010 VDD	
C _{IN} Digital Input Capacitance	8		8		8		pF max		
DYNAMIC CHARACTERISTICS ¹									
t _{TRANSITION}	300		300		300		ns typ	V1 = +10V/0V, V2 = 0V/+10V;	
TRANSTITION	450	600	450	600	450	600	ns max	Test Circuit 6	
	50		50		50		nstyp	Test Circuit 7	
topen		10		10	25	10	ns min	rest oncurry	
	25	10	25	10	25	10			
$t_{ON}(EN, \overline{WR})$	250		250		250		ns typ	Test Circuits 8 and 9	
	450	600	450	600	450	600	ns max		
	1				250			Test Circuits 8 and 10	
$t_{OFF}(EN, \overline{RS})$	250		250		250	(00	nstyp	1 est cheuris 8 and 10	
	450	600	450	600	450	600	ns max		
tw Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1	
ts Address, Enable Setup Time		100		100		100	ns min	See Figure 1	
t _H Address, Enable Hold Time		10		10		10	ns min	See Figure 1	
t _{RS} Reset Pulse Width		100		100		100	ns min	See Figure 2	
OFF Isolation	68		68		68		dBtyp	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15pF,$	
OFF Isolation			50		50		dBmin	$V_{\rm S} = 3.5 \text{V rms}, f = 100 \text{kHz}$	
	50							5	
C _S (OFF)	5		5		5		pFtyp	$V_{EN} = 0.8V$	
C _D (OFF)					1				
ADG526A	44		44		44		pF typ	$V_{EN} = 0.8V$	
ADG527A	22		22		22		pFtyp		
Q _{INI} , Charge Injection	4		4		4		pCtyp	$R_s = 0\Omega, V_s = 0V$; Test Circuit 11	
	<u> '</u>		<u>⊢'</u> —		+				
POWER SUPPLY								V VV	
I _{DD}	0.6		0.6		0.6		mA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		1.5		1.5		1.5	mA max		
	Ι.		11		11		mW typ	1	
Power Dissipation	11								

.

- Andreas and a second second second

1

Ĩ.

NOTE ¹Sample tested at +25°C to ensure compliance. Specifications subject to change without notice.

Time to

TIMING DIAGRAMS




Figure 1.

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .




Figure 2 shows the Reset Pulse Width, t_{RS} , and Reset Turn-off Time, t_{OFF} (\overline{RS}).

Note: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 20ns$.

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to V_{SS}	
V _{DD} to GND	
V_{SS} to GND	
Analog Inputs ¹	
Voltage at S, D $V_{SS} - 2V$ to	
$V_{DD} + 2V \text{ or}$	
20mA, Whichever Occurs First	
Continuous Current, S or D	
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle 40mA	
Digital Inputs ¹	
Voltage at A, EN, \overline{WR} , \overline{RS} V _{SS} -4V to	
$V_{DD} + 4V \text{ or}$	
20mA, Whichever Occurs First	
Power Dissipation (Any Package)	
Up to $+75^{\circ}C$	
Derates above $+75^{\circ}$ C by	

Operating Temperature Commerical (K Version) Industrial (B Version) Extended (T Version) Storage Temperature Range Construction Construction Operating Operating Construction <

NOTE

¹Overvoltage at A, EN, \overline{WR} , \overline{RS} , S or D will be clamped by diodes. Current should be limited to the maximum rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.




Model ¹	Temperature Range	Package Option ²					
ADG526AKN	- 40°C to + 85°C	N-28					
ADG526AKR	-40° C to $+85^{\circ}$ C	R-28					
ADG526AKP	- 40°C to + 85°C	P-28A					
ADG526ABQ	-40° C to $+85^{\circ}$ C	Q-28					
ADG526ATQ ³	-55° C to $+125^{\circ}$ C	Q-28					
ADG526ATE ³	$-55^{\circ}C$ to $+125^{\circ}C$	E-28A					
ADG527AKN	-40° C to $+85^{\circ}$ C	N-28					
ADG527AKR	-40° C to $+85^{\circ}$ C	R-28					
ADG527AKP	-40° C to $+85^{\circ}$ C	P-28A					
ADG527ABQ	-40° C to $+85^{\circ}$ C	Q-28					
ADG527ATQ ³	-55° C to $+125^{\circ}$ C	Q-28					
ADG527ATE ³	-55° C to $+125^{\circ}$ C	E-28A					

ORDERING GUIDE

NOTES ¹To order MIL-STD-883, Class B processed parts, add /883B to part number. See Analog Devices Military Products Databook (1990) for military data. ²E = Leadless Ceramic Chip Carrier; N = Narrow Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = 0.3" Small Outline IC (SOIC). ³Standard Military Drawing (SMD) assigned by DESC. SMD numbers are 5962-89710013X (ADG526ATE/883B) 5962-89710023X (ADG527ATE/883B) 5962-8971002XX (ADG527ATE/883B)

A3	A2	A1	A0	EN	WR	RS	ON SWITCH
x	x	Х	х	X	-	1	Retains Previous Switch Condition
x	X	x	х	X	х	0	NONE (Address and Enable
							Latches Cleared)
х	X	X	X	0	0	1	NONE
0	0	0	0	1	0	1	1
0	0	0	1	1	0	1	2
0	0	1	0	1	0	1	3
0	0	1	1	1	0	1	4
0	1	0	0	1	0	1	5
0	1	0	1	1	0	1	6
0	1	1	0	1	0	1	7
0	1	1	1	1	0	1	8
1	0	0	0	1	0	1	9
1	0	0	1	1	0	1	10
1	0	1	0	1	0	1	11
1	0	1	1	1	0	1	12
1	1	0	0	1	0	1	13
1	1	0	1	1	0	1	14
1	1	1	0	1	0	1	15
1	1	1	1	1	0	1	16
1 X =	1 Dor	i i Ca	1	1	-	-	

TRUTH TABLES




ADG527A

f


ľ


ADG526A


PIN CONFIGURATIONS




NC = NO CONNECT











ŗ

Typical Performance Characteristics


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.










Leakage Current as a Function of Temperature (Note: Leakage Currents Reduce as the Supply Voltages Reduce)











 R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage, $T_A = +25^{\circ}C$




Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^{\circ}C$



 I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^{\circ}C$


Test Circuits—ADG526A/ADG527A



REV. A

-7-

Į




TERMINIOT OON


TERMINOL	OGY	t _{OFF} (EN)	Delay time between the 50% and 10% points of				
R _{ON} R _{ON} Match R _{ON} Drift I _S (OFF)	Ohmic resistance between terminals D and S Difference between the R_{ON} of any two channels Change in R_{ON} versus temperature Source terminal leakage current when the switch is off	t _{transition}	the digital input and switch "OFF" condition Delay time between the 50% and 90% points of the digital inputs and switch "ON" condition when switching from one address state to another				
I _D (OFF)	Drain terminal leakage current when the switch is off	t _{OPEN}	"OFF" time measured between 50% points of both switches when switching from one address				
$I_{D}\left(ON\right)$	Leakage current that flows from the closed switch into the body		state to another Maximum input voltage for Logic "0"				
	Analog voltage on terminal S or D Channel input capacitance for "OFF" condition Channel output capacitance for "OFF" condition Digital input capacitance Delay time between the 50% and 90% points of the digital input and switch "ON" condition	V _{INH} I _{INL} (I _{INH}) V _{DD} V _{SS} I _{DD} I _{SS}	Minimum input voltage for Logic "1" Input current of the digital input Most positive voltage supply Most negative voltage supply Positive supply current Negative supply current				

MECHANICAL INFORMATION OUTLINE DIMENSIONS


Dimension shown in inches and (mm).




28-Terminal Leadless Ceramic Chip Carrier



28-Pin SOIC (R) Package



28-Terminal Plastic Leaded Chip Carrier (Suffix P)



Package/Price Information

Latchable 16-Channel Multiplexer (Latched ADG506A)

Model	Status	Package Description	Pin Count	Temperature Range	Price* (100-499)
5962-89710013X	PRODUCTION	CER. LEADLESS CHIP CARRIER	28	MILITARY	\$54.75
5962-8971001XX	PRODUCTION	CERDIP GLASS SEAL	28	MILITARY	\$30.01
ADG526ABCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$9.67
ADG526ABQ	PRODUCTION	CERDIP GLASS SEAL	28	COMMERCIAL	-
ADG526AKN	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	\$6.32
ADG526AKP	PRODUCTION	PLASTIC LEAD CHIP CARRIER	28	COMMERCIAL	\$6.64
ADG526AKP-REEL	PRODUCTION	PLASTIC LEAD CHIP CARRIER	28	COMMERCIAL	-
ADG526AKR	PRODUCTION	STD S.O. PKG (SOIC)	28	COMMERCIAL	\$6.32
ADG526AKR-REEL	PRODUCTION	STD S.O. PKG (SOIC)	28	COMMERCIAL	-
ADG526ATCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$12.58
ADG526ATE	PRE-RELEASE	CER. LEADLESS CHIP CARRIER	28	MILITARY	-
ADG526ATQ	PRODUCTION	CERDIP GLASS SEAL	28	MILITARY	\$19.74

* This price is provided for budgetary purposes as recommended list price in U.S. Dollars per unit in the stated volume. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing. View <u>Pricing and Availability</u> for further information.

Package/Price Information

Latchable Differential 8 Channel Multiplexer (Latched ADG507A)

Model	Status	Package Description	Pin Count	Temperature Range	Price* (100-499)	
5962-89710023X	PRODUCTION	CER. LEADLESS CHIP CARRIER	28	MILITARY	\$52.64	
5962-8971002XX	PRODUCTION	CERDIP GLASS SEAL	28	MILITARY	\$28.86	
ADG527ABCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$9.30	
ADG527ABQ	PRE-RELEASE	CERDIP GLASS SEAL	28	COMMERCIAL	\$17.07	
ADG527AKN	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	-	
ADG527AKP	PRODUCTION	PLASTIC LEAD CHIP CARRIER	28	COMMERCIAL	-	
ADG527AKR	PRODUCTION	STD S.O. PKG (SOIC)	28	COMMERCIAL	\$6.08	
ADG527ATCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$12.10	

* This price is provided for budgetary purposes as recommended list price in U.S. Dollars per unit in the stated volume. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing. View <u>Pricing and Availability</u> for further information.