# 

# SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER ICS308

# Description

The ICS308 is a versatile serially programmable, quad PLL clock source. The ICS308 can generate any frequency from 250 kHz to 200 MHz, and up to 6 different output frequencies simultaneously. The outputs can be reprogrammed on the fly, and will lock to a new frequency in 10 ms or less. Smooth transitions (in which the clock duty cycle remains roughly 50%) are guaranteed if the output divider is not changed.


The device includes a PDTS pin which tri-states the output clocks and powers down the entire chip.

The ICS308 default for non-programmed start-up are buffered reference clock outputs on all clock output pins.

#### Features


- Packaged in 20-pin SSOP (QSOP)
- Available in Pb (lead) free package
- Operating voltage of 3.3 V
- Highly accurate frequency generation
  - M/N Multiplier PLL: M = 1..2048, N = 1..1024
- Serially programmable: user determines the output frequency via a 3-wire interface
- Eliminates need for custom quartz oscillators
- Input crystal frequency of 5 27 MHz
  Optional programmable on-chip crystal capacitors
- Output clock frequencies up to 200 MHz
- Reference clock output
- Power down tri-state mode
- Very low jitter

# NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01



# **Block Diagram**





# **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	DATA	Input	Serial data input.
2	X2	XO	Crystal Output. Connect this pin to a crystal. Float for clock input.
3	X1/ICLK	XI	Connect this pin to a crystal or external clock input.
4	CLK9	Output	Output clock 9. Default of Reference frequency output when unprogrammed.
5	VDD	Power	Connect to +3.3 V.
6	GND	Power	Connect to Ground.
7	CLK1	Output	Output clock 1. Default of Reference frequency output when unprogrammed.
8	CLK2	Output	Output clock 2. Default of Reference frequency output when unprogrammed.
9	CLK3	Output	Output clock 3. Default of Reference frequency output when unprogrammed.
10	CLK4	Output	Output clock 4. Default of Reference frequency output when unprogrammed.
11	CLK8	Output	Output clock 8. Default of Reference frequency output when unprogrammed.
12	CLK7	Output	Output clock 7. Default of Reference frequency output when unprogrammed.
13	CLK6	Output	Output clock 6. Default of Reference frequency output when unprogrammed.
14	CLK5	Output	Output clock 5. Default of Reference frequency output when unprogrammed.
15	GND	Power	Connect to Ground.
16	VDD	Power	Connect to +3.3 V.
17	VDD	Power	Connect to +3.3 V.
18	PDTS	Input	Powers down entire chip, tri-states all outputs when low. Internal pull-up.
19	SCLK	Input	Serial Shift register clock. See timing diagram.
20	STROBE	Input	Strobe to load data. See timing diagram. Use external 250 kOhm pull-up.

# **Configuring the ICS308**

Initial State: The ICS308 may be configured to have up to nine frequency outputs, utilizing the four on-board PLLs. Unprogrammed, the part has the following outputs, related to the reference input clock:

Default Outputs				
Output Frequency				
Clock 1-9 (Pins 4, 10 - 14)	Reference Output			

The STROBE pin must have an external 250 kOhm pull-up resistor to achieve the Initial State.

The input crystal range for the ICS308 is 5 MHz to 27 MHz.

The ICS308 can be programmed to set the output functions and frequencies. 160 data bits generated by the VersaClock<sup>TM</sup> software are written in DATA pin in this order: MSB (left most bit) first.

As show in Figure 2, after these 160 bits are clocked into the ICS308, taking STROBE high will send this data to the internal hatch and the CLK output will lock within 10 ms.

**Note**: STROBE utilizes a transparent latch that is latched when in the high state. If STROBE is in the high state and SCLK is pulsed, DATA is clocked directly to the internal latch and the output conditions will change accordingly. Although this will not damage the ICS308, it is recommended that STROBE be kept low while DATA is being clocked into the ICS308 in order to avoid unintended changes on the output clocks.

All outputs may be turned off during initialization by bringing the  $\overline{PDTS}$  pin to Ground. When  $\overline{PDTS}$  is brought high, after the Strobe pin in brought high, the programmed output frequencies will be available.

# AC Parameters for Writing to the ICS308

Parameter	Condition	Min.	Max.	Units
t <sub>SETUP</sub>	Setup time	10		ns
t <sub>HOLD</sub>	Hold time after SCLK	10		ns
t <sub>W</sub>	Data wait time	10		ns
t <sub>S</sub>	Strobe pulse width	40		ns
	SCLK Frequency		30	MHz




Figure 2. Timing Diagram for Programming the ICS308

# **External Components**

#### **Series Termination Resistor**

Clock output traces over one inch should use series termination. To series terminate a  $50\Omega$  trace (a commonly used trace impedance), place a  $33\Omega$  resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is  $20\Omega$ 

#### **STROBE Pull-up Resistor**

In order for the device to start up in the default state, a 250 kOhm pull-up resistor is required.

#### **Decoupling Capacitors**

As with any high-performance mixed-signal IC, the ICS308 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of 0.01µF must be connected between each VDD and the PCB ground plane.

#### **Crystal Load Capacitors**

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal ( $C_L$  -6 pF)\*2. In this equation,  $C_L$ = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF [(16-6) x 2 = 20].

#### **PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1) Each 0.01  $\mu F$  decoupling capacitor should be mounted on the component side of the board as close

to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via.

2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.

3) To minimize EMI, the  $33\Omega$  series termination resistor (if needed) should be placed close to each clock output.

4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers.

#### **ICS308 Configuration Capabilities**

The architecture of the ICS308 allows the user to easily configure the device to a wide range of output frequencies, for a given input reference frequency.

The frequency multiplier PLL provides a high degree of precision. The M/N values (the multiplier/divide values available to generate the target VCO frequency) can be set within the range of M = 1 to 2048 and N = 1 to 1024.

The ICS308 also provides separate output divide values, from 2 through 20, to allow the two output clock banks to support widely differing frequency values from the same PLL.

Each output frequency can be represented as:

Output Freq. = (Ref. Freq)\*(M/N)/Output Divide

# VersaClock Software

IDT applies years of PLL optimization experience into a user friendly software that accepts the user's target reference clock and output frequencies and generates the lowest jitter, lowest power configuration, with only a press of a button. The user does not need to have prior PLL experience or determine the optimal VCO frequency to support multiple output frequencies.

VersaClock software quickly evaluates accessible VCO frequencies with available output divide values and provides an easy to understand, bar code rating for the target output frequencies. The user may evaluate output accuracy, performance trade-off scenarios in seconds.

# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS308. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Item	Min.	Тур.	Max.	Units
Supply Voltage, VDD	Referenced to GND			7	V
Inputs	Referenced to GND	-0.5		VDD+ 0.5	V
Clock Outputs	Referenced to GND	-0.5		VDD+ 0.5	V
Storage Temperature		-65		150	°C
Soldering Temperature	Max 10 seconds			260	°C

### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature (ICS308R)	0		+70	°C
Ambient Operating Temperature (ICS308RI)	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+3.6	V
Power Supply Ramp Time			4	ms

Input Capacitance

Internal Pull-down

Internal Pull-up Resistor

Resistor

SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER

ICS308

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.00		3.60	V
Operating Supply Current Input High Voltage	IDD	Configuration Dependent				mA
		Ex. 25 MHz crystal, VDD=3.3 V, No load,		25		mA
		$\overline{PDTS} = 0$		20		μA
Input High Voltage	V <sub>IH</sub>	X1/ICLK only	(VDD/2)+1			V
Input Low Voltage	V <sub>IL</sub>	X1/ICLK only			(VDD/2)-1	V
Input High Voltage	V <sub>IH</sub>		VDD-0.5			V
Input Low Voltage	V <sub>IL</sub>	PDTS, SRCLOCK, DATA, STROBE			0.8	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA			0.4	V
Output High Voltage, CMOS level	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	VDD-0.4			V
Short Circuit Current		CLK outputs		<u>+</u> 70		mA

PDTS pin

PDTS pin

**CLK** outputs

CIN

 $R_{PD}$ 

R<sub>PU</sub>

VDD=3.3 V ±10%, Ambient temperature -40 to +85° C, unless stated otherwise

pF

kΩ

kΩ

4

525

250

# **AC Electrical Characteristics**

VDD = 3.3 V±10%, Ambient Temperature -40 to +85	$5^{\circ}$ C, unless stated otherwise
---	--

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	F <sub>IN</sub>	Fundamental crystal	5		27	MHz
		Input Clock	2		50	MHz
Output Frequency		VDD=3.3 V	0.25		200	MHz
Output Clock Rise Time	t <sub>OR</sub>	20% to 80%, Note 1		0.8		ns
Output Clock Fall Time	t <sub>OF</sub>	80% to 20%, Note 1		0.8		ns
Output Clock Duty Cycle		Note 2	40	49-51	60	%
Power-up Time		STROBE goes high until stable CLK out		3	10	ms
		PDTS goes high until stable CLK out		.2	2	ms
Maximum Output Jitter, short term	tj	Reference Clock		±300		ps
Maximum Output Jitter, short term	tj	All other clocks, C <sub>L</sub> =15 pF, configuration dependent		±200		ps
Pin-to-Pin Skew		Low Skew Outputs	-250		250	ps

Note 1: Measured with 15 pF load.


Note 2: Duty Cycle is configuration dependent. Most configurations are min 45% / max 55%

# **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		135		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		93		° C/W
	$\theta_{JA}$	3 m/s air flow		78		° C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			60		° C/W


# Package Outline and Package Dimensions (20-pin SSOP, 150 Mil. Wide Body)

Package dimensions are kept current with JEDEC Publication No. 95



	Millim	neters	Incł	nes*
Symbol	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
A2		1.50		0.059
b	0.20	0.30	0.008	0.012
С	0.18	0.25	0.007	0.010
D	8.55	8.75	0.337	0.344
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
е	.635	Basic	.025	Basic
L	0.40	1.27	0.016	0.050
α	<b>0</b> °	<b>8</b> °	<b>0</b> °	<b>8</b> °
aaa		0.10		0.004

\*For reference only. Controlling dimensions in mm.



# **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
308R*	ICS308R	Tubes	20-pin SSOP	0 to +70° C
308RT*		Tape and Reel	20-pin SSOP	0 to +70° C
308RI*	ICS308RI	Tubes	20-pin SSOP	-40 to +85° C
308RIT*		Tape and Reel	20-pin SSOP	-40 to +85° C
308RLF	308RLF	Tubes	20-pin SSOP	0 to +70° C
308RLFT		Tape and Reel	20-pin SSOP	0 to +70° C
308RILF	308RILF	Tubes	20-pin SSOP	-40 to +85° C
308RILFT		Tape and Reel	20-pin SSOP	-40 to +85° C

#### \*NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

**ICS308** 

#### Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

# For Tech Support

www.idt.com/go/clockhelp

**Corporate Headquarters** Integrated Device Technology, Inc. www.idt.com



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA