

# nRF51824

## Multiprotocol Bluetooth® low energy/2.4 GHz RF System on Chip

# Product Specification v1.0

### Key Features

- Automotive AEC-Q100 Grade 2 compliance (-40 to +105°C)
- 2.4 GHz transceiver
	- -93 dBm sensitivity in Bluetooth® low energy mode
	- 250 kbps, 1 Mbps BLE, 2 Mbps supported data rates
	- TX Power -20 to +4 dBm in 4 dB steps
	- TX Power -30 dBm Whisper mode
	- 13 mA peak RX, 10.5 mA peak TX (0 dBm)
	- 9.7 mA peak RX, 8 mA peak TX (0 dBm) with DC/DC
	- RSSI (1 dB resolution)
- ARM® Cortex™-M0 32 bit processor
	- 275 μA/MHz running from flash memory
	- 150 μA/MHz running from RAM
	- Serial Wire Debug (SWD)
- S100 series SoftDevice ready
- Memory
	- 256 kB embedded flash program memory
	- 16 kB RAM
- On-air compatibility with nRF24L series for 250 kbps and 2 Mbps
- Flexible Power Management
	- Supply voltage range 1.9 V to 3.6 V
	- 4.2 μs wake-up using 16 MHz RCOSC
	- 0.6 μA at 3 V OFF mode
	- 1.2 μA at 3 V in OFF mode + 1 region RAM retention
	- 2.6 μA at 3 V ON mode, all blocks IDLE
- 8/9/10 bit ADC 8 configurable channels
- 31 General Purpose I/O Pins
- One 32 bit and two 16 bit timers with counter mode
- SPI Master/Slave
- Low power comparator
- Temperature sensor
- Two-wire Master (I2C compatible)
- UART (CTS/RTS)
- CPU independent Programmable Peripheral Interconnect (PPI)
- Quadrature Decoder (QDEC)
- AES HW encryption
- Real Timer Counter (RTC)
- Package: QFN48 6 x 6 mm

## Applications

- Bluetooth Smart and proprietary 2.4 GHz systems
- Remote keyless entry
- Infotainment and media
- Tire pressure monitoring
- Cable replacement
- Diagnostics
- Sensor nodes
- Wireless charging



## **Liability disclaimer**

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

## **Life support applications**

Nordic Semiconductor's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

## **Contact details**

For your nearest distributor, please visit [www.nordicsemi.com](http://www.nordicsemi.no). Information regarding product updates, downloads, and technical support can be accessed through your My Page account on our home page.

**Main office:** Otto Nielsens veg 12 Phone: +47 72 89 89 00 Fax: +47 72 89 89 89 7052 Trondheim Norway

**Mailing address:** Nordic Semiconductor P.O. Box 2336 7004 Trondheim Norway



## **RoHS and REACH statement**

Nordic Semiconductor's products meet the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substances (RoHS) and the requirements of the REACH regulation (EC 1907/2006) on Registration, Evaluation, Authorization and Restriction of Chemicals. The SVHC (Substances of Very High Concern) candidate list is continually being updated. Complete hazardous substance reports, material composition reports and latest version of Nordic's REACH statement can be found on our website [www.nordicsemi.com](http://www.nordicsemi.com).



## **Datasheet Status**





## **Revision History**





## **Table of contents**









## <span id="page-6-0"></span>**1 Introduction**

The nRF51824 chip is an ultra-low power 2.4 GHz wireless System on Chip (SoC) integrating the nRF51 Series 2.4 GHz transceiver, a 32 bit ARM® Cortex™-M0 CPU, flash memory, and analog and digital peripherals. nRF51824 can support Bluetooth® low energy and a range of proprietary 2.4 GHz protocols, such as Gazell from Nordic Semiconductor.

The nRF51824 chip is fully qualified in accordance to AEC-Q100 Grade 2 specifications.

Fully qualified Bluetooth low energy stacks for nRF51824 are implemented in the S1x0 series of SoftDevices. The S1x0 series of SoftDevices are available for free and can be downloaded and installed on nRF51824 independent of your own application code.

### <span id="page-6-1"></span>**1.1 Required reading**

The following documentation is available for download from the [Infocenter:](http://infocenter.nordicsemi.com)

- nRF51 Series Reference Manual
- nRF51824-PAN (Product Anomaly Notification)

### <span id="page-6-2"></span>**1.2 Writing conventions**

This product specification follows a set of typographic rules to ensure that the document is consistent and easy to read. The following writing conventions are used:

- Command, event names, and bit state conditions, are written in Lucida Console.
- Pin names and pin signal conditions are written in **Consolas.**
- File names and User Interface components are written in **bold**.
- Internal cross references are italicized and written in **semi-bold.**
- Placeholders for parameters are written in italic regular text font. For example, a syntax description of Connect will be written as: Connect(TimeOut, AdvInterval).
- Fixed parameters are written in regular text font. For example, a syntax description of Connect will be written as: Connect(0x00F0, Interval).



## <span id="page-7-0"></span>**2 Product overview**

### <span id="page-7-1"></span>**2.1 Block diagram**



 **Figure 1** Block diagram



### <span id="page-8-0"></span>**2.2 Pin assignments and functions**

This section describes the pin assignment and the pin functions.

#### **2.2.1 Pin assignment QFN48**



 **Figure 2** Pin assignment - QFN48 packet

**Note:**  $VV =$  Variant code, HP = Build code, YYWWLL = Tracking code. For more information, see **[Section 10.6 "Code ranges and values"](#page-60-1)** on page 61.



#### **2.2.1.1 Pin functions QFN48**







1. The exposed center pad of the QFN48 package must be connected to ground for proper device operation.

 **Table 1** Pin functions QFN48 packet



## <span id="page-11-0"></span>**3 System blocks**

The chip contains system-level features common to all nRF51 Series devices including clock control, power and reset, interrupt system, Programmable Peripheral Interconnect (PPI), watchdog, and GPIO.

System blocks which have a register interface and/or interrupt vector assigned are instantiated in the device address space. The instances of system blocks, their associated ID (for those with interrupt vectors), and base addresses are found in **Table 15** [on page 28.](#page-27-1) Detailed functional descriptions, configuration options, and register interfaces can be found in the nRF51 Series Reference Manual.

## <span id="page-11-1"></span>**3.1 CPU**

The ARM® Cortex™-M0 CPU has a 16 bit instruction set with 32 bit extensions ([Thumb-2® technology](http://www.arm.com/products/processors/instruction-set-architectures/index.php)) that delivers high-density code with a small-memory-footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM Cortex-M0 CPU makes program execution simple and highly efficient.

The ARM Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM Cortex M3 based devices.



### <span id="page-12-0"></span>**3.2 Memory**

All memory and registers are found in the same address space as shown in the Device Memory Map, see **[Figure 3](#page-12-1)**. Devices in the nRF51 Series use flash based memory in the code, FICR, and UICR regions. The RAM region is SRAM.



 **Figure 3** Memory Map

<span id="page-12-1"></span>The embedded flash memory for program and static data can be programmed using In Application Programming (IAP) routines from RAM through the SWD interface, or in-system from a program executing from code area. The Non-Volatile Memory Controller (NVMC) is used for program/erase operations. Regions of flash memory can be protected from read, write, and erase by the Memory Protection Unit (MPU). A User Information Configuration Register (UICR) contains the lock byte for enabling readback protection to secure the IP, while individual block protection is controlled using registers which can only be cleared on chip reset.



#### **3.2.1 Code organization**



 **Table 2** Code organization

#### <span id="page-13-0"></span>**3.2.2 RAM organization**

RAM is divided into blocks for separate power management which is controlled by the POWER System Block. Each block is divided into two 4 kByte RAM sections with separate RAM AHB slaves. Please see the nRF51 Series Reference Manual for more information.



 **Table 3** RAM organization

#### **How to organize the use of the RAM**

For the best performance we recommend the following use of the RAM AHB slaves (Note that the Crypto consists of CCM, ECB, and AAR modules):

- If the Radio and Crypto buffers together are larger in size than one RAM section, the buffers should be separated so the memory used by the Radio is in one RAM section while the memory used by the Crypto is in another RAM section.
- The sections used by CODE should not be combined with sections used by the Radio, Crypto, or SPI.
- The Stack and Heap should be placed at the top section and should not be combined with sections used by the Radio, Crypto, or SPI.



**[Table 4](#page-14-1)** shows how memory allocated to different functions can be distributed between RAM sections for parallel access.



 **Table 4** RAM parallel access

### <span id="page-14-1"></span><span id="page-14-0"></span>**3.3 Memory Protection Unit (MPU)**

The memory protection unit can be configured to protect all flash memory on the device from readback, or to protect blocks of flash from over-write or erase.



 **Table 5** MPU flash blocks



### <span id="page-15-0"></span>**3.4 Power management (POWER)**

#### **3.4.1 Power supply**

nRF51824 supports two different power supply alternatives:

- Internal LDO setup
- DC/DC converter setup

See **Table 17** [on page 30](#page-29-1) for the voltage range on the different alternatives. See **[Chapter 11 "Reference](#page-63-2)  circuitry"** [on page 64](#page-63-2) for details on the schematic used for the different power supply alternatives.

#### **3.4.1.1 Internal LDO setup**

In internal LDO mode the DC/DC converter is bypassed (disabled) and the system power is generated directly from the supply voltage VDD. This mode could be used as the only option or in combination with the DC/DC converter setup. See **[Section 3.4.1.2 "DC/DC converter setup"](#page-15-1)** for more details.

#### <span id="page-15-1"></span>**3.4.1.2 DC/DC converter setup**

The nRF51 DC/DC buck converter transforms battery voltage to lower internal voltage with minimal power loss. The converted voltage is then available for the linear regulator input. The DC/DC converter can be disabled when the supply voltage drops to the lower limit of the voltage range so the LDO can be used for low supply voltages. When enabled, the DC/DC converter operation is automatically suspended between radio events when only the low current regulator is needed internally.

This feature is particularly useful for applications using battery technologies with nominal cell voltages higher than the minimum supply voltage with DC/DC enabled. The reduction in supply voltage level from a high voltage to a low voltage reduces the peak power drain from the battery. Used with a 3 V coin-cell battery, the peak current drawn from the battery is reduced by approximately 25%.

#### **3.4.2 Power management**

The power management system is highly flexible with functional blocks such as the CPU, Radio Transceiver, and peripherals having separate power state control in addition to the global System ON and OFF modes. In System OFF mode, RAM can be retained and the device state can be changed to System ON through Reset, GPIO DETECT signal, or LPCOMP ANADETECT signal. When in System ON mode, all functional blocks will independently be in IDLE or RUN mode depending on needed functionality.

#### **Power management features:**

- Supervisor HW to manage
	- Power on reset
	- Brownout reset
	- Power fail comparator
- System ON/OFF modes
- Pin wake-up from System OFF
	- Reset
	- GPIO DETECT signal
	- LPCOMP ANADETECT signal
- Functional block RUN/IDLE modes
- RAM retention in System OFF mode (8 kB blocks)



#### **3.4.2.1 System OFF mode**

In system OFF mode the chip is in the deepest power saving mode. The system's core functionality is powered down and all ongoing tasks are terminated. The only functionality that can be set up to be responsive is the Pin wake-up mechanism.

One or more blocks of RAM can be retained while in System OFF mode.

#### **3.4.2.2 System ON mode**

In system ON mode the system is fully operational and the CPU and selected peripherals can be brought into a state where they are functional and more or less responsive depending on the sub-power mode selected.

There are two sub-power modes:

- Low power
- Constant latency

#### **Low Power**

In Low Power mode the automatic power management system is optimized to save power. This is done by keeping as much as possible of the system powered down. The cost of this is that you will have varying CPU wakeup latency and PPI task response.

The CPU wakeup latency will be affected by the startup time of the 1V7 regulator. The PPI task response will vary depending on the resources required by the peripheral where the task originated.

The resources that could be involved are:

- 1V7 with the startup time **t<sub>1V7</sub>**
- 1V2 with the startup time  $t_{1V2}$
- One of the following clock sources
	- RC16 with the startup time **t<sub>START,RC16</sub>**
	- $\cdot$  XO16M/XO32M with the startup time the clock management system  $\mathbf{t_{XO}}^\mathrm{1}$

#### **Constant Latency**

In Constant Latency mode the system is optimized for keeping the CPU latency and the PPI task response constant and at a minimum. This is secured by forcing a set of base resources on while in sleep mode. The cost is that the system will have higher power consumption.

The following resources are kept active while in sleep mode:

- 1V7 regulator with the standby current of  $I_{1V7}$
- 1V2 regulator. Here the current consumption is specified in combination with the clock source.
- One of the following clock sources:
	- RC16 with the standby current of  $I_{1V2RCA6}$
	- XO16M with the standby current of  $I_{1V}$ <sub>2XO16</sub>
	- XO32M with the standby current of  $I_{1V2XO32}$

<sup>1.</sup> For the clock source XO16M and XO32M we assume that the crystal is already running (standby). This will give an increase of the power consumption in sleep mode given by **ISTBY,X16M** / **ISTBY,X32M**.



### <span id="page-17-0"></span>**3.5 Programmable Peripheral Interconnect (PPI)**

The Programmable Peripheral Interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU. The PPI allows precise synchronization between peripherals when real-time application constraints exist and eliminates the need for CPU activity to implement behavior which can be predefined using PPI.



#### **Table 6** PPI properties

The PPI system has in addition to the fully programmable peripheral interconnections, a set of channels where the event (EEP) and task (TEP) endpoints are set in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups in the same way as ordinary PPI channels. See the nRF51 Series Reference Manual for more information.



 **Table 7** Pre-programmed PPI channels



## <span id="page-18-0"></span>**3.6 Clock management (CLOCK)**

The advanced clock management system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module's individual requirements. This prevents large clock trees from being active and drawing power when system modules needing this clock reference are not active.

If an application enables a module that needs a clock reference without the corresponding oscillator running, the clock management system will automatically enable the RC oscillator option and provide the clock. When the module goes back to idle, the clock management will automatically set the oscillator to idle. To avoid delays involved in starting a given oscillator, or if a specific oscillator is required, the application can override the automatic oscillator management so it keeps oscillators active when no system modules require the clock reference.

Clocks are only available in System ON mode and can be generated by the sources listed in **[Table 8](#page-18-2)**.



1. External Crystal must be used for Radio operation.

2. The HFCLK will be 16 MHz for both the 16 and 32 MHz crystal option.

<span id="page-18-1"></span>3. See the nRF51 Series Reference Manual for more details on external clock reference.

<span id="page-18-2"></span>

#### **Table 8** Clock properties

**Figure 4** Clock management



#### **3.6.1 16/32 MHz crystal oscillator**

The crystal oscillator can be controlled either by a 16 MHz or a 32 MHz external crystal. However, the system clock is always 16 MHz, see the nRF51 Series Reference Manual for more details. The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. **[Figure 5](#page-19-0)** shows how the crystal is connected to the 16/32 MHz crystal oscillator.



 **Figure 5** Circuit diagram of the 16/32 MHz crystal oscillator

<span id="page-19-0"></span>The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$
CL = \frac{(C1' \cdot C2')}{(C1' + C2')}
$$
  
\n
$$
CI' = CI + C\_pcb1 + C\_pin
$$
  
\n
$$
C2' = C2 + C\_pcb2 + C\_pin
$$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C\_pcb1 and C\_pcb2 are stray capacitances on the PCB. C\_pin is the pin input capacitance on the XC1 and XC2 pins, see **Table 18** [on page 32](#page-31-0) (16 MHz) and **Table 19** [on page 33](#page-32-0) (32 MHz). The load capacitors C1 and C2 should have the same value. See **[Chapter 11 "Reference circuitry"](#page-63-2)** on page 64 for the capacitance value used for C\_pcb1 and C\_pcb2 in reference circuitry.

For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance ( $R_{S,X16M}/$ RS,X32M), and drive level must comply with the specifications in **Table 18** [on page 32](#page-31-0) (16 MHz) and **[Table 19](#page-32-0)** [on page 33](#page-32-0) (32 MHz). It is recommended to use a crystal with lower than maximum  $R_{S,X16M}/R_{S,X32M}$  if the load capacitance and/or shunt capacitance is high. This will give faster startup and lower current consumption. A low load capacitance will reduce both startup time and current consumption.



#### **3.6.2 32.768 kHz crystal oscillator**

The 32.768 kHz crystal oscillator is designed for use with a quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. **[Figure 6](#page-20-0)** shows how the crystal is connected to the 32.768 kHz crystal oscillator.



 **Figure 6** Circuit diagram of the 32.768 kHz crystal oscillator

<span id="page-20-0"></span>The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$
CL = \frac{(C1 \cdot C2')}{(C1 \cdot C2')}
$$
  
\n
$$
CI' = CI + C_pcb1 + C_pin
$$
  
\n
$$
C2' = C2 + C_pcb2 + C_pin
$$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C\_pcb1 and C\_pcb2 are stray capacitances on the PCB. C\_pin is the pin input capacitance on the XC1 and XC2 pins, see **[Section 8.1.5 "32.768 kHz crystal oscillator \(32k XOSC\)"](#page-33-0)** on page 34. The load capacitors C1 and C2 should have the same value. See **[Chapter 11 "Reference circuitry"](#page-63-2)** on page 64 for the capacitance value used for C\_pcb1 and C\_pcb2 in reference circuitry.

#### **3.6.3 32.768 kHz RC oscillator**

The 32.768 kHz RC low frequency oscillator may be used as an alternative to the 32.768 kHz crystal oscillator. It has a frequency accuracy of less than  $\pm$  250 ppm in a stable temperature environment or when calibration is periodically performed in changing temperature environments. The 32.768 kHz RC oscillator does not require external components.



#### **3.6.4 Synthesized 32.768 kHz clock**

The low frequency clock can be synthesized from the high frequency clock. This saves the cost of a crystal but increases average power consumption as the high frequency clock source will have to be active.

### <span id="page-21-0"></span>**3.7 GPIO**

The general purpose I/O is organized as one port with up to 32 I/Os (dependent on package) enabling access and control of up to 32 pins through one port. Each GPIO can be accessed individually with the following user configurable features:

- Input/output direction
- Output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high or low level triggers on all pins
- Trigger interrupt on all pins
- All pins can be used by the PPI task/event system. The maximum number of pins that can be interfaced through the PPI at the same time is limited by the number of GPIOTE channels.
- All pins can be individually configured to carry serial interface or quadrature demodulator signals.

### <span id="page-21-1"></span>**3.8 Debugger support**

The two pin Serial Wire Debug (SWD) interface provided as a part of the Debug Access Port (DAP) offers a flexible and powerful mechanism for non-intrusive debugging of program code. Breakpoints and single stepping are part of this support.



## <span id="page-22-0"></span>**4 Peripheral blocks**

Peripheral blocks which have a register interface and/or interrupt vector assigned are instantiated, one or more times, in the device address space. The instances, associated ID (for those with interrupt vectors), and base address of features are found in **Table 15** [on page 28](#page-27-1)**.** Detailed functional descriptions, configuration options, and register interfaces can be found in the nRF51 Series Reference Manual.

## <span id="page-22-1"></span>**4.1 2.4 GHz radio (RADIO)**

The nRF51824 2.4 GHz RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 to 2.4835 GHz. Radio modulation modes and configurable packet structure enable interoperability with Bluetooth® low energy (BLE), ANT™, Enhanced ShockBurst™, and other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory for flexible and efficient packet data management. The nRF51824 transceiver has the following features:

- General modulation features
	- GFSK modulation
	- Data whitening
	- On-air data rates
		- 250 kbps
		- 1 Mbps BLE
		- 2 Mbps
- Transmitter with programmable output power of +4 dBm to -20 dBm, in 4 dB steps
- Transmitter whisper mode -30 dBm
- RSSI function (1 dB resolution)
- Receiver with integrated channel filters achieving maximum sensitivity
	- -96 dBm at 250 kbps
	- -93 dBm at 1 Mbps BLE
	- -85 dBm at 2 Mbps
- RF Synthesizer
	- 1 MHz frequency programming resolution
	- 1 MHz non-overlapping channel spacing at 250 kbps
	- 2 MHz non-overlapping channel spacing at 2 Mbps
	- Works with low-cost  $\pm$  60 ppm 16 MHz crystal oscillators
- Baseband controller
	- EasyDMA RX and TX packet transfer directly to and from RAM
	- Dynamic payload length
	- On-the-fly packet assembly/disassembly and AES CCM payload encryption
	- 8 bit, 16 bit, and 24 bit CRC check (programmable polynomial and initial value)
- **Note:** EasyDMA is an integrated DMA implementation requiring no configuration to take advantage of flexible data management and avoids copying operations to and from RAM.



## <span id="page-23-3"></span><span id="page-23-0"></span>**4.2 Timer/counters (TIMER)**

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a 4 bit (1/2<sup>X</sup>) prescaler that can divide the HFCLK.

The TIMER will start requesting the 1 MHz mode of the HFCLK for values of the prescaler that gives f<sub>TIMER</sub> less or equal to 1 MHz. If the timer module is the only one requesting the HFCLK, the system will automatically switch to using the 1 MHz mode resulting in a decrease in the current consumption. See the parameters I1v2XO16,1M, I1v2XO32,1M, I1v2RC16,1M in **Table 28** [on page 39](#page-38-0) and ITIMER0/1/2,1M in **Table 48** [on page 52.](#page-51-3)

The task/event and interrupt features make it possible to use the PPI system for timing and counting tasks between any system peripheral including any GPIO of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.



 **Table 9** Timer/counter properties

## <span id="page-23-1"></span>**4.3 Real Time Counter (RTC)**

The Real Time Counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK). The RTC features a 24 bit COUNTER, 12 bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.



 **Table 10** RTC properties

## <span id="page-23-2"></span>**4.4 AES Electronic Codebook Mode Encryption (ECB)**

The ECB encryption block supports 128 bit AES block encryption. It can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. ECB encryption uses EasyDMA to access system RAM for in-place operations on cleartext and ciphertext during encryption.



### <span id="page-24-0"></span>**4.5 AES CCM Mode Encryption (CCM)**

Cipher Block Chaining - Message Authentication Code (CCM) Mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer. CCM combines counter mode encryption and CBC-MAC authentication.

**Note:** The CCM terminology "Message Authentication Code (MAC)" is called the "Message Integrity Check (MIC)" in Bluetooth terminology and this document and the nRF51 Series Reference Manual are consistent with Bluetooth terminology.

The CCM block generates an encrypted keystream, applies it to the input data using the XOR operation, and generates the 4 byte MIC field in one operation. The CCM and radio can be configured to work synchronously, as described in the nRF51 Series Reference Manual. The CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from the Radio. All operations can complete within the packet RX or TX time.

CCM on this device is implemented according to Bluetooth requirements and the algorithm as defined in [IETF RFC3610,](http://www.ietf.org/rfc/rfc3610.txt) and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in the [NIST Special Publication 800-38C.](http://csrc.nist.gov/publications/PubsSPs.html) The Bluetooth Core Specification v4.0 describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for BLE.

The CCM block uses EasyDMA to load key, counter mode blocks (including the nonce required), and to read/ write plain text and cipher text.

### <span id="page-24-1"></span>**4.6 Accelerated Address Resolver (AAR)**

Accelerated Address Resolver is a cryptographic support function to implement the "Resolvable Private Address Resolution Procedure" described in the Bluetooth Core Specification v4.1. "Resolvable Private Address Generation" should be achieved using ECB and is not supported by AAR. The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address.

The AAR block enables real-time address resolution on incoming packets when configured according to the description in the nRF51 Series Reference Manual. This allows real-time packet filtering (whitelisting) using a list of known shared secrets (Identity Resolving Keys (IRK) in Bluetooth).



The following table outlines the properties of the AAR.

 **Table 11** AAR properties

### <span id="page-24-2"></span>**4.7 Random Number Generator (RNG)**

The Random Number Generator (RNG) generates true non-deterministic random numbers derived from thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.

### <span id="page-24-3"></span>**4.8 Watchdog Timer (WDT)**

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up. The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU.



## <span id="page-25-0"></span>**4.9 Temperature sensor (TEMP)**

The temperature sensor measures die temperature over the temperature range of the device with 0.25° C resolution.

## <span id="page-25-1"></span>**4.10 Serial Peripheral Interface (SPI/SPIS)**

The SPI interfaces enable full duplex synchronous communication between devices. They support a threewire (SCK, MISO, MOSI) bi-directional bus with fast data transfers. The SPI Master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus. Control of chip select signals is left to the application through use of GPIO signals. SPI Master has double buffered I/O data. The SPI Slave includes EasyDMA for data transfer directly to and from RAM allowing Slave data transfers to occur while the CPU is IDLE.

The GPIOs used for each SPI interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of printed circuit board space and signal routing.



The SPI peripheral supports SPI mode 0, 1, 2, and 3.

### <span id="page-25-3"></span>**4.10.1 Enable 4 Mbps SPIS bit rate**

In order to utilize 4 Mbps bit rate for SPIS, the SPIS must be the only peripheral using a specific RAM section. Construction of RAM sections are described in **[Section 3.2.2 "RAM organization"](#page-13-0)** on page 14. If other peripherals than SPIS use a specific RAM section, only 2 Mbps bit rate is possible.

### <span id="page-25-2"></span>**4.11 Two-wire interface (TWI)**

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. The interface is capable of clock stretching, supporting data rates of 100 kbps and 400 kbps.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.



 **Table 13** Two-wire properties

**Table 12** SPI properties



## <span id="page-26-0"></span>**4.12 Universal Asynchronous Receiver/Transmitter (UART)**

The Universal Asynchronous Receiver/Transmitter offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware up to 1 Mbps baud. Parity checking is supported.

The GPIOs used for each UART interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

### <span id="page-26-1"></span>**4.13 Quadrature Decoder (QDEC)**

The quadrature decoder provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors with an optional LED output signal and input debounce filters. The sample period and accumulation are configurable to match application requirements.

### <span id="page-26-2"></span>**4.14 Analog to Digital Converter (ADC)**

The 10 bit incremental Analog to Digital Converter (ADC) enables sampling of up to 8 external signals through a front-end multiplexer. The ADC has configurable input, reference prescaling, and sample resolution (8, 9, and 10 bit).

**Note:** The ADC module uses the same analog inputs as the LPCOMP module (AIN0 - AIN7 and AREF0 - AREF1). Only one of the modules can be enabled at the same time.

### <span id="page-26-3"></span>**4.15 GPIO Task Event blocks (GPIOTE)**

A GPIOTE block enables GPIOs on Port 0 to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Low power detection of pin state changes on Port 0 is possible when in System ON or System OFF.



 **Table 14** GPIOTE properties

## <span id="page-26-4"></span>**4.16 Low Power Comparator (LPCOMP)**

In System ON, the block can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the threshold. The block can be configured to use any of the analog inputs on the device. Additionally, the low power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

**Note:** The LPCOMP module uses the same analog inputs as the ADC module (AIN0 - AIN7 and AREF0 - AREF1). Only one of the modules can be enabled at the same time.



## <span id="page-27-0"></span>**5 Instance table**

The peripheral instantiation of the chip is shown in the table below.



<span id="page-27-1"></span> **Table 15** Peripheral instance reference



## <span id="page-28-0"></span>**6 Absolute maximum ratings**

Maximum ratings are the extreme limits the chip can be exposed to without causing permanent damage. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the chip. The absolute maximum ratings are shown in **[Table 16](#page-28-1)**.



<span id="page-28-1"></span>1. Flash endurance is 10,000 erase cycles. The smallest element of flash that can be written is a 32 bit word.

 **Table 16** Absolute maximum ratings





## <span id="page-29-0"></span>**7 Operating conditions**

The operating conditions are the physical parameters that the chip can operate within as defined in **[Table 17](#page-29-2)**.



1. The on-chip power-on reset circuitry may not function properly for rise times outside the specified interval.

#### <span id="page-29-1"></span> **Table 17** Operating conditions

<span id="page-29-2"></span>**Nominal operating conditions (NOC)** - conditions under which the chip is operated and tested are the typical (Typ.) values in **[Table 17](#page-29-2)**.

**Extreme operating conditions (EOC)** - conditions under which the chip is operated and tested are the minimum (Min.) and maximum (Max.) values in **[Table 17](#page-29-2)**.



## <span id="page-30-0"></span>**8 Electrical specifications**

This chapter contains electrical specifications for device interfaces and peripherals including radio parameters and current consumption.

### <span id="page-30-1"></span>**8.1 Clock sources**

### **8.1.1 16/32 MHz crystal startup**



 **Figure 7** Current drawn at oscillator startup

<span id="page-30-2"></span>[Figure 7](#page-30-2) shows the current drawn by the crystal oscillator (XOSC) at startup. The t<sub>START,XOSC</sub> period is the time needed for the oscillator to start clocking. The length of t<sub>START,XOSC</sub> is dependent on the crystal specifications.

The period following  $t_{STAT,XOSC}$  to the end of  $t_{START,X16M}$  / $t_{START,X32M}$  is fixed. This is the debounce period where the clock stabilizes before it is made available to rest of the system.



#### **8.1.2 16 MHz crystal oscillator (16M XOSC)**



1. The Frequency tolerance relates to the amount of time the radio can be in transmit mode. See **[Table 34](#page-41-0)** on [page 42](#page-41-0).

2. Includes initial tolerance of the crystal, drift over temperature, aging, and frequency pulling due to incorrect load capacitance.

3. This number includes the current used by the automated power and clock management system.

4. Standby current is the current drawn by the oscillator when there are no resources requesting the 16M, meaning there is no clock management active (see **Table 29** [on page 40](#page-39-2)). This value will depend on type of crystal.

5. Crystals with other specification than SMD 2520 may have much longer startup times.

6. This is the time from when the crystal oscillator is powered up until its output becomes available to the system. It includes both the crystal startup time and the debounce period.

7. Leave XC2 pin unconnected.

8. Input signal must not swing outside supply rails.

<span id="page-31-0"></span> **Table 18** 16 MHz crystal oscillator



#### **8.1.3 32 MHz crystal oscillator (32M XOSC)**



1. The Frequency tolerance relates to the amount of time the radio can be in transmit mode. See **[Table 34](#page-41-0)** on [page 42](#page-41-0).

2. Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.

3. This number includes the current used by the automated power and clock management system.

4. Standby current is the current drawn by the oscillator when there are no resources requesting the 32M, meaning there is no clock management active (see **Table 29** [on page 40](#page-39-2)). This value will depend on type of crystal.

5. Crystals with other specification than SMD 2520 may have much longer startup times.

6. This is the time from when the crystal oscillator is powered up until its output becomes available to the system. It includes both the crystal startup time and the debounce period.

<span id="page-32-0"></span> **Table 19** 32 MHz crystal oscillator



### **8.1.4 16 MHz RC oscillator (16M RCOSC)**



<span id="page-33-0"></span>1. This number includes the current used by the automated power and clock management system.

#### **Table 20** 16 MHz RC oscillator

### **8.1.5 32.768 kHz crystal oscillator (32k XOSC)**



1. Leave XL2 pin unconnected.

2. The oscillator run current will increase above 1 µA for higher amplitudes.

3. Input signal must not swing outside supply rails.

 **Table 21** 32.768 kHz crystal oscillator



### **8.1.6 32.768 kHz RC oscillator (32k RCOSC)**



 **Table 22** 32.768 kHz RC oscillator

### **8.1.7 32.768 kHz Synthesized oscillator (32k SYNT)**



 **Table 23** 32.768 kHz Synthesized oscillator



## <span id="page-35-0"></span>**8.2 Power management**



#### **Table 24** Power Fail Comparator



1. SWDCLK pin must be kept low during reset.

2. Bit 0 in the RESET register in the power management module must be set to 1 to enable reset during debug.

 **Table 25** Pin Reset



Power on reset time ( $t_{POR}$ ) is the time from when the supply starts rising to when the device comes out of reset and the CPU starts. The time increases with, and is inclusive of, supply rise time from 0 V to VDD. [Table 26](#page-36-0) gives t<sub>POR</sub> for a number of supply rise times, simulated with a linear ramp from 0 V to VDD, over the supply voltage range 1.9 V to 3.6 V.



#### **Table 26** Power on reset time

<span id="page-36-0"></span>The data in *[Figure 8](#page-36-1)* and *[Table 27](#page-36-2)* show measured t<sub>\_POR</sub> data. Measurements were taken using the reference circuit shown in **[Section 11.2.1 "QFAA QFN48 schematic with internal LDO setup"](#page-65-1)** on page 66 with the given supply voltage and temperature conditions.





<span id="page-36-1"></span>

VDD	Rise Time from 10% to 90% of VDD
1.8	$570 \,\mathrm{\mu s}$
3.0	$605$ $\mu$ s
3.6	$635 \mu s$

<span id="page-36-2"></span> **Table 27** Supply rise time at sample voltages for the measured data shown in **[Figure 8](#page-36-1)**.









1. This number includes the current used by the automated power and clock management system.

2. For details on 1 MHz mode, see **[Section 4.2 "Timer/counters \(TIMER\)"](#page-23-3)** on page 24.

3. F<sub>DCDC</sub> will vary depending on VDD and internal radio current consumption (I<sub>DD</sub>). Please refer to the nRF51 Series Reference Manual, v3.0 or later, for a method to calculate I<sub>DD,DCDC</sub>.

<span id="page-38-0"></span> **Table 28** Power management



## <span id="page-39-0"></span>**8.3 Block resource requirements**



1. HFCLK could be one of the following; RC16M, XO16M, or XO32M.

 **Table 29** Clock and power requirements for different blocks

### <span id="page-39-2"></span><span id="page-39-1"></span>**8.4 CPU**



1. Includes CPU, flash, 1V2, 1V7, RC16M.

2. Includes CPU, RAM, 1V2, RC16M.

3.  $t_{1V2}$  if 1V2 regulator is not running already.

 **Table 30** CPU specifications



### <span id="page-40-0"></span>**8.5 Radio transceiver**

#### **8.5.1 General radio characteristics**



#### **Table 31** General radio characteristics

#### **8.5.2 Radio current consumption with DC/DC disabled**



1. Valid for data rates 250 kbps, 1 Mbps BLE, and 2 Mbps.

2. Average current consumption (at 0 dBm TX output power) for TX startup (130 µs), and when changing mode from RX to TX (130 µs).

3. Average current consumption for RX startup (130 µs), and when changing mode from TX to RX (130 µs).

 **Table 32** Radio current consumption with DC/DC disabled (NOC, VDD = 3 V)



### **8.5.3 Radio current consumption with DC/DC enabled**



1. Valid for data rates 250 kbps, 1 Mbps BLE, and 2 Mbps.

 **Table 33** Radio current consumption with DC/DC enabled (NOC, VDD = 3 V)

### **8.5.4 Transmitter specifications**



<span id="page-41-0"></span> **Table 34** Transmitter specifications



## **8.5.5 Receiver specifications**







1. As defined in the Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume).

2. Wanted signal level at  $P_{IN} = -67$  dBm. One interferer is used, having equal modulation as the wanted signal. The input power of the interferer where the sensitivity equals  $BER = 0.1\%$  is presented.

3. Wanted signal level at  $P_{IN} = -64$  dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the wanted signal. The input power of interferers where the sensitivity equals BER =  $0.1\%$  is presented.

 **Table 35** Receiver specifications

### **8.5.6 Radio timing parameters**



 **Table 36** Radio timing

### **8.5.7 Antenna matching network requirements**

<span id="page-44-1"></span>

 **Table 37** Optimum differential load impedance

## <span id="page-44-0"></span>**8.6 Received Signal Strength Indicator (RSSI) specifications**



 **Table 38** RSSI specifications



## <span id="page-45-0"></span>**8.7 Universal Asynchronous Receiver/Transmitter (UART) specifications**



 **Table 39** UART specifications



## <span id="page-46-0"></span>**8.8 Serial Peripheral Interface Slave (SPIS) specifications**



1. CSN asserted.

2. This bit rate is only possible if the instructions are followed in **[Section 4.10.1 "Enable 4 Mbps SPIS bit](#page-25-3)  rate"** [on page 26](#page-25-3).



#### **Table 40** SPIS specifications

 **Figure 9** SPIS timing diagram, one byte transmission, SPI Mode 0

<b>Symbol</b>	<b>Description</b>	<b>Note</b>	Min.	Typ.	Max.	<b>Units</b>
$t_{DC}$	Data to SCK setup.		10			ns
$t_{DH}$	SCK to data hold.		10			ns
t <sub>CSD</sub>	CSN to data valid.	Low power mode. <sup>1</sup> Constant latency mode. <sup>1</sup>			7100 2100	ns
$t_{CD}$	SCK to data valid.	$C_{\text{LOAD}} = 10 \text{ pF}$			$97^2$	ns
$t_{CL}$	SCK low time.		40			ns
$t_{CH}$	SCK high time.		40			ns
$t_{CC}$	CSN to SCK setup.	Low power mode. <sup>1</sup> Constant latency mode. <sup>1</sup>	7000 2000			ns
t <sub>CCH</sub>	Last SCK edge to CSN hold.		2000			ns
$t_{CWH}$	CSN inactive time.		300			ns
$t_{CDZ}$	CSN to output high Z.				40	ns
$f_{SCK}$	SCK frequency.		0.125		$\overline{2}$	<b>MHz</b>
$t_R$ $t_F$	SCK rise and fall time.				100	ns

1. For more information on how to control the sub power modes, see the nRF51 Series Reference Manual.

2. Increases/decreases with 1.2 ns/pF load.

 **Table 41** SPIS timing parameters



## <span id="page-47-0"></span>**8.9 Serial Peripheral Interface (SPI) Master specifications**



 **Table 42** SPI specifications



 **Figure 10** SPI timing diagram, one byte transmission, SPI mode 0



1. Increases/decreases with 1.2 ns/pF load.

 **Table 43** SPI timing parameters



## <span id="page-48-0"></span>**8.10 I2C compatible Two Wire Interface (TWI) specifications**



1. For more information on how to control the sub power modes, see the nRF51 Series Reference Manual.

#### **Table 44** TWI specifications



 **Figure 11** SCL/SDA timing



 **Table 45** TWI timing parameters



## <span id="page-49-0"></span>**8.11 GPIO Tasks and Events (GPIOTE) specifications**



#### **Table 46** GPIOTE specifications

**Note:** Setting up one or more GPIO DETECT signals to generate PORT EVENT, which can be used either as a wakeup source or to give an interrupt, will not lead to an increase of the current consumption.



## <span id="page-50-0"></span>**8.12 Analog to Digital Converter (ADC) specifications**

**Note:** HFCLK XOSC is required to get the stated ADC accuracy.



1. Source impedance less than 5 kΩ.

2. Internal reference, input from VDD/3, 10 bit mode.

 **Table 47** Analog to Digital Converter (ADC) specifications



## <span id="page-51-0"></span>**8.13 Timer (TIMER) specifications**



<span id="page-51-3"></span> **Table 48** Timer specifications

### <span id="page-51-1"></span>**8.14 Real Time Counter (RTC)**



 **Table 49** RTC

## <span id="page-51-2"></span>**8.15 Temperature sensor (TEMP)**

**Note:** HFCLK XOSC is required to get the stated accuracy.



1. Stated temperature accuracy is valid in the range 0 to 60°C. Temperature accuracy outside the 0 to 60°C range is  $\pm$  8°C.

 **Table 50** Temperature sensor



## <span id="page-52-0"></span>**8.16 Random Number Generator (RNG) specifications**



 **Table 51** Random Number Generator (RNG) specifications

## <span id="page-52-1"></span>**8.17 AES Electronic Codebook Mode Encryption (ECB) specifications**



#### **Table 52** ECB specifications

### <span id="page-52-2"></span>**8.18 AES CCM Mode Encryption (CCM) specifications**



 **Table 53** CCM specifications

### <span id="page-52-3"></span>**8.19 Accelerated Address Resolver (AAR) specifications**



 **Table 54** AAR specifications



## <span id="page-53-0"></span>**8.20 Watchdog Timer (WDT) specifications**



 **Table 55** Watchdog Timer specifications

## <span id="page-53-1"></span>**8.21 Quadrature Decoder (QDEC) specifications**



 **Table 56** Quadrature Decoder specifications



### <span id="page-54-0"></span>**8.22 Non-Volatile Memory Controller (NVMC) specifications**

Flash write is performed by executing a program that writes one word (32 bit) consecutively after the other to the flash memory.

The program performing the flash write operation could be set up to run from flash or from RAM. The timing of one flash write operation depends on whether the next instructions following the flash write will be fetched from flash or from RAM. Any fetch from flash before the write operation is finished will give tWRITE,FLASH timing.

The flash memory is organized in 256 byte rows starting at CODE and UICR start addresses. Crossing from one row to another will affect the flash write timing when running from RAM.

The time it takes to program the flash memory will depend on different parameters:

- Whether the program doing the flash write is running from RAM or running from flash.
- When running from RAM we will have different timing for:
	- First write operation.
	- Repeated write operations within the same row.
	- Repeated write operation that are crossing from one row to another.



1. Max timing is assuming using RC16M, worst case tolerance.

2. The CPU will be halted for the duration of NVMC operations if the CPU tries to fetch data/code from the flash memory.

3. The CPU will be halted for the duration of NVMC operations.

 **Table 57** NVMC specifications



## <span id="page-55-0"></span>**8.23 General Purpose I/O (GPIO) specifications**



1. Maximum number of pins with 5 mA high drive is 3.

 **Table 58** General Purpose I/O (GPIO) specifications

## <span id="page-55-1"></span>**8.24 Low Power Comparator (LPCOMP) specifications**



1. For 50 mV overdrive

 **Table 59** Low power comparator specifications



## <span id="page-56-0"></span>**9 Mechanical specifications**

This chapter covers the mechanical specifications for the nRF51824 chip.

## <span id="page-56-1"></span>**9.1 QFN48 package**



**SIDE VIEW** 

 **Figure 12** QFN48 6 x 6 mm package

Package	A.	<b>A1</b>	A <sub>3</sub>	$\mathbf{b}$		D, E D2, E2 e		K		
QFN48 (6 x 6)	0.80 0.85 0.90	0.00 0.02 0.05	0.2	0.15 0.20 0.25	6.0	4.50 4.60 4.70	0.4	0.20	0.35 0.40 0.45	Min. Nom. Max.

 **Table 60** QFN48 dimensions in millimeters



## <span id="page-57-0"></span>**10 Ordering information**

## <span id="page-57-1"></span>**10.1 Chip marking**



 **Table 61** Package marking

### <span id="page-57-2"></span>**10.2 Inner box label**



 **Figure 13** Inner box label



### <span id="page-58-0"></span>**10.3 Outer box label**



 **Figure 14** Outer box label

## <span id="page-58-1"></span>**10.4 Order code**



 **Table 62** Order code



## <span id="page-59-0"></span>**10.5 Abbreviations**



 **Table 63** Abbreviations



## <span id="page-60-1"></span><span id="page-60-0"></span>**10.6 Code ranges and values**



 **Table 64** Package codes



 **Table 65** Variant codes



 **Table 66** Hardware version codes



 **Table 67** Production version codes



 **Table 68** Firmware version codes



 **Table 69** Year codes





 **Table 70** Week codes



 **Table 71** Lot codes



 **Table 72** Container codes





## <span id="page-62-0"></span>**10.7 Product options**

#### **10.7.1 nRF ICs**



1. Minimum Order Quantity.

 **Table 73** Order code

#### **10.7.2 Development tools**



<span id="page-62-1"></span>1. Uses the nRF51422-QFAC version of the chip (capable of running both Bluetooth low energy and ANT).

 **Table 74** Development tools



## <span id="page-63-2"></span><span id="page-63-0"></span>**11 Reference circuitry**

For the following reference layouts, C\_pcb1 and C\_pcb2, between X1 and XC1/XC2, is estimated to 0.5 pF each.

The exposed center pad of the QFN48 package must be connected to supply ground for proper device operation.

## <span id="page-63-1"></span>**11.1 PCB guidelines**

A well designed PCB is necessary to achieve good RF performance. A poor layout can lead to loss in performance or functionality. A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from the [Infocenter.](http://infocenter.nordicsemi.com)

Follow the schematics and layout references closely for optimal performance. In the case of the antenna matching circuitry (components between device pins **ANT1**,**ANT2**, **VDD\_PA** and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All the reference circuits are designed for use with a 50 Ω single end antenna.

A PCB with a minimum of two layers, including a ground plane, is recommended for optimal performance. On PCBs with more than two layers, put a keep-out area on the inner layers directly below the antenna matching circuitry (components between device pins **ANT1**, **ANT2**, **VDD\_PA**, and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the differential RF pins **ANT1** and **ANT2** and the antenna, to match the antenna impedance (normally 50  $\Omega$ ) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in **[Section 8.5.7 "Antenna](#page-44-1)  [matching network requirements"](#page-44-1)** on page 45 along with the recommended QFN48 package reference circuitry from **[Section 11.2 "Reference design schematics"](#page-65-0)** on page 66.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Full-swing digital data or control signals should not be routed close to the crystal or the power supply lines. Capacitive loading of full-swing digital output lines should be minimized in order to avoid radio interference.



### **11.1.1 PCB layout example**

The PCB layout shown in **[Figure 15](#page-64-0)** is a reference layout for the QFN package with internal LDO setup. For all available reference layouts, see the [Reference Layout](http://infocenter.nordicsemi.com/topic/com.nordic.infocenter.nrf51/dita/nrf51/pdflinks/ref_layout.html) page in our Infocenter.



<span id="page-64-0"></span> **Figure 15** PCB layout for QFN48 package with internal LDO setup



### <span id="page-65-0"></span>**11.2 Reference design schematics**

The following sections include the reference design schematics for the nRF51824 QFAA QFN48 package.

Documentation for the QFAA QFN48 package reference circuit, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from [Infocenter.](http://infocenter.nordicsemi.com)

### **11.2.1 QFAA QFN48 schematic with internal LDO setup**

<span id="page-65-1"></span>

 **Figure 16** QFAA QFN48 with internal LDO setup

**Note:** For PCB reference layouts, see the [Reference Layout](http://infocenter.nordicsemi.com/topic/com.nordic.infocenter.nrf51/dita/nrf51/pdflinks/ref_layout.html) page in our Infocenter.



#### **11.2.1.1 Bill of Materials**



 **Table 75** QFAA QFN48 with internal LDO setup





### **11.2.2 QFAA QFN48 schematic with DC/DC converter setup**

 **Figure 17** QFAA QFN48 with DC/DC converter setup

**Note:** For PCB reference layouts, see the [Reference Layout](http://infocenter.nordicsemi.com/topic/com.nordic.infocenter.nrf51/dita/nrf51/pdflinks/ref_layout.html) page in our Infocenter.



#### **11.2.2.1 Bill of Materials**



 **Table 76** QFAA QFN48 with DC/DC converter setup



# <span id="page-69-0"></span>**12 Glossary**



 **Table 77** Glossary