

## MAX9924–MAX9927

## Variable Reluctance Sensor Interfaces with Differential Input and Adaptive Peak Threshold

### General Description

The MAX9924–MAX9927 variable reluctance (VR or magnetic coil) sensor interface devices are ideal for position and speed sensing for automotive crankshafts, camshafts, transmission shafts, etc. These devices integrate a precision amplifier and comparator with selectable adaptive peak threshold and zero-crossing circuit blocks that generate robust output pulses even in the presence of substantial system noise or extremely weak VR signals.

The MAX9926/MAX9927 are dual versions of the MAX9924/MAX9925, respectively. The MAX9924/MAX9926 combine matched resistors with a CMOS input precision operational amplifier to give high CMRR over a wide range of input frequencies and temperatures. The MAX9924/MAX9926 differential amplifiers provide a fixed gain of 1V/V. The MAX9925/MAX9927 make all three terminals of the internal operational amplifier available, allowing greater flexibility for gain. The MAX9926 also provides a direction output that is useful for quadrature-connected VR sensors that are used in certain high-performance engines. These devices interface with both new-generation differential VR sensors as well as legacy single-ended VR sensors.

The MAX9924/MAX9925 are available in the 10-pin  $\mu$ MAX<sup>®</sup> package, while the MAX9926/MAX9927 are available in the 16-pin QSOP package. All devices are specified over the -40°C to +125°C automotive temperature range.

$\mu$ MAX is a registered trademark of Maxim Integrated Products, Inc.

### Features

- Differential Input Stage Provides Enhanced Noise Immunity
- Precision Amplifier and Comparator Allows Small-Signal Detection
- User-Enabled Internal Adaptive Peak Threshold or Flexible External Threshold
- Zero-Crossing Detection Provides Accurate Phase Information

### Applications

- Camshaft VRS Interfaces
- Crankshaft VRS Interfaces
- Vehicle Speed VRS Interfaces


### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
<b>MAX9924UAUB+</b>	-40°C to +125°C	10 $\mu$ MAX
MAX9924UAUB/V+	-40°C to +125°C	10 $\mu$ MAX
<b>MAX9925AUB+</b>	-40°C to +125°C	10 $\mu$ MAX
<b>MAX9926UAEE+</b>	-40°C to +125°C	16 QSOP
MAX9926UAEE/V+	-40°C to +125°C	16 QSOP
<b>MAX9927AEE+</b>	-40°C to +125°C	16 QSOP
MAX9927AEE/V+	-40°C to +125°C	16 QSOP

+Denotes a lead(Pb)-free/RoHS-compliant package.

/V denotes an automotive qualified part.

### Simplified Block Diagram



**Absolute Maximum Ratings**

V <sub>CC</sub> to GND .....	-0.3V to + 6V	Operating Temperature Range.....	-40°C to +125°C
All Other Pins .....	-0.3V to (V <sub>CC</sub> + 0.3V)	Junction Temperature.....	+150°C
Current into IN+, IN-, IN+, IN- .....	±40mA	Storage Temperature Range .....	-65°C to +150°C
Current into All Other Pins.....	±20mA	Lead Temperature (soldering, 10s) .....	+300°C
Output Short-Circuit (OUT <sub>L</sub> , OUT) to GND.....	10s	Soldering Temperature (reflow).....	+260°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C) (Note 1)			
10-Pin μMAX (derate 8.8mW/°C above +70°C).....	707.3mW		
16-Pin QSOP (derate 9.6mW/°C above +70°C).....	771.5mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Package Thermal Characteristics (Note 1)**

μMAX	Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	113.1°C/W	QSOP	Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	103.7°C/W
	Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ).....	42°C/W		Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ).....	37°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <http://www.maximintegrated.com/thermal-tutorial>.

**Electrical Characteristics**

(V<sub>CC</sub> = 5V, V<sub>GND</sub> = 0V, MAX9925/MAX9927 gain setting = 1V/V, Mode A1, V<sub>BIAS</sub> = 2.5V, V<sub>PULLUP</sub> = 5V, R<sub>PULLUP</sub> = 1kΩ, C<sub>COU</sub>T = 50pF. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
Operating Supply Range	V <sub>CC</sub>	(Note 3)	4.5		5.5	V
Supply Current	I <sub>CC</sub>	MAX9924/MAX9925		2.6	5	mA
		MAX9926/MAX9927		4.7	10	
Power-On Time	P <sub>ON</sub>	V <sub>CC</sub> > V <sub>UVLO</sub> = 4.1V, step time for V <sub>CC</sub> ~ 1μs		30	150	μs
<b>INPUT OPERATIONAL AMPLIFIER (MAX9925/MAX9927)</b>						
Input Voltage Range	IN+, IN-	Guaranteed by CMRR	0		V <sub>CC</sub>	V
Input Offset Voltage	V <sub>OS-OA</sub>	Temperature drift			5	μV/°C
				0.5	3	mV
Input Bias Current	I <sub>BIAS</sub>	(Note 4)		0.1	6	nA
Input Offset Current	I <sub>OFFSET</sub>	(Note 4)		0.05	2	nA
Common-Mode Rejection Ratio	CMRR	From V <sub>CM</sub> = 0 to V <sub>CC</sub>	75	102		dB
Power-Supply Rejection Ratio	PSRR	MAX9925	88	105		dB
		MAX9927	77	94		
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = 1mA			0.050	V
Output Voltage High	V <sub>OH</sub>	I <sub>OH</sub> = -1mA	V <sub>CC</sub> -0.050			V
Recovery Time from Saturation	t <sub>SAT</sub>	To 1% of the actual V <sub>OUT</sub> after output saturates		1.2		μs
Gain-Bandwidth Product	GBW			1.4		MHz
Slew Rate	SR			2.3		V/μs
Charge-Pump Frequency	f <sub>CP</sub>			1.3		MHz

**Electrical Characteristics (continued)**

( $V_{CC} = 5V$ ,  $V_{GND} = 0V$ , MAX9925/MAX9927 gain setting =  $1V/V$ , Mode A1,  $V_{BIAS} = 2.5V$ ,  $V_{PULLUP} = 5V$ ,  $R_{PULLUP} = 1k\Omega$ ,  $C_{COUT} = 50pF$ .  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>INPUT DIFFERENTIAL AMPLIFIER (MAX9924/MAX9926)</b>							
Input Voltage Range	IN+, IN-	Guaranteed by CMRR		-0.3		$V_{CC} + 0.3$	V
Differential Amplifier Common-Mode Rejection Ratio	CMRR	MAX9924 (Note 5)		60	87		dB
		MAX9926 (Note 5)		55	78		
Input Resistance	$R_{IN}$	(Note 5)		65	100	135	k $\Omega$
<b>ADAPTIVE PEAK DETECTION</b>							
Zero-Crossing Threshold	$V_{ZERO\_THRESH}$	Mode B operation (Notes 5, 6)	MAX9924/MAX9925	-6.5	0	+6.5	mV
			MAX9926/MAX9927	-6.5	0	+10	
Fixed and Adaptive Peak Threshold	$V_{ADAPTIVE}$	Adaptive peak threshold			33		%PK
	$V_{MIN-THRESH}$	Minimum threshold of hysteresis comparator MAX9924/MAX9926 (Notes 5, 6)		4	15	30	mV
		Minimum threshold of hysteresis comparator MAX9925/MAX9927 (Notes 5, 6)		20	30	50	
		$V_{MIN-THRESH} - V_{ZERO-THRESH}$ for MAX9924 (Notes 5, 6)		7	15	26	
		$V_{MIN-THRESH} - V_{ZERO-THRESH}$ for MAX9926 (Notes 5, 6)		2	15	30	
		$V_{MIN-THRESH} - V_{ZERO-THRESH}$ for MAX9925/MAX9927 (Notes 5, 6)		19	30	50	
Watchdog Timeout for Adaptive Peak Threshold	$t_{WD}$	Timing window to reset the adaptive peak threshold if not triggered (input level below threshold)		45	85	140	ms
<b>ENTIRE SYSTEM</b>							
Comparator Output Low Voltage	$V_{COUT\_OL}$					0.2	V
Propagation Delay	$t_{PDZ}$	Overdrive = 2V to 3V, zero-crossing path			50		ns
	$t_{PDA}$	Overdrive = 2V to 3V, adaptive peak path			150		
COUT Transition Time	$t_{HL-LH}$				2		ns
Propagation Delay Jitter	$t_{PD-JITTER}$	Includes noise of differential amplifier and comparator, $f = 10kHz$ , $V_{IN} = 1V_{P-P}$ sine wave			20		ns

**Electrical Characteristics (continued)**

( $V_{CC} = 5V$ ,  $V_{GND} = 0V$ , MAX9925/MAX9927 gain setting =  $1V/V$ , Mode A1,  $V_{BIAS} = 2.5V$ ,  $V_{PULLUP} = 5V$ ,  $R_{PULLUP} = 1k\Omega$ ,  $C_{COUT} = 50pF$ .  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>EXT</b>						
EXT Voltage Range	$V_{EXT}$	Mode B, $T_A = +125^\circ C$	1.5		$V_{CC} - 1.1$	V
		Mode C, $T_A = +125^\circ C$	0.14		$V_{CC} - 1.1$	V
Input Current to EXT	$I_{EXT}$	Mode B, $V_{EXT} > V_{BIAS}$ ; and Mode C			10	$\mu A$
<b>DIRN (MAX9926 Only)</b>						
Output Low Voltage					0.2	V
<b>INT_THRS, ZERO_EN</b>						
Low Input	$V_{IL}$				$0.3 \times V_{CC}$	V
High Input	$V_{IH}$		$0.7 \times V_{CC}$			V
Input Leakage	$I_{LEAK}$				1	$\mu A$
Input Current ZERO_EN	$I_{SINK}$	Pullup resistor = $10k\Omega$ , $V_{ZERO\_EN} = V_{GND}$		500	800	$\mu A$
Switching Time Between Modes A1, A2, and Modes B, C	$t_{SW}$	With INT_THRS = GND, auto peak-detect is disabled, and EXT_THRS is active		3		$\mu s$
<b>BIAS</b>						
Input Current to BIAS	$I_{BIAS}$	Modes A1, A2, B, C			1	$\mu A$
BIAS Voltage Range	$V_{BIAS}$	Modes A1, B, $T_A = +125^\circ C$	1.5		$V_{CC} - 1.1$	V
		Mode C, $T_A = +125^\circ C$	0.2		$V_{CC} - 1.1$	V
Internal BIAS Reference Voltage	$V_{INT\_BIAS}$	Mode A2 (MAX9924/MAX9926)		2.46		V

**Note 2:** Specifications are 100% tested at  $T_A = +125^\circ C$ , unless otherwise noted. All temperature limits are guaranteed by design.

**Note 3:** Inferred from functional PSRR.


**Note 4:** CMOS inputs.

**Note 5:** Guaranteed by design.

**Note 6:** Includes effect of  $V_{OS}$  of internal op amp and comparator.








Typical Operating Characteristics

( $V_{CC} = 5V$ ,  $V_{GND} = 0V$ , MAX9925/MAX9927 gain setting = 1V/V. All values are at  $T_A = +25^\circ C$ , unless otherwise noted.)



Typical Operating Characteristics (continued)


( $V_{CC} = 5V$ ,  $V_{GND} = 0V$ , MAX9925/MAX9927 gain setting = 1V/V. All values are at  $T_A = +25^\circ C$ , unless otherwise noted.)



## Pin Description


PIN				NAME	FUNCTION
MAX9924	MAX9925	MAX9926	MAX9927		
1	1	—	—	IN+	Noninverting Input
2	2	—	—	IN-	Inverting Input
—	3	—	—	OUT	Amplifier Output
3	—	—	—	N.C.	No Connection. Not internally connected.
4	4	—	—	BIAS	Input Bias. Connect to an external resistor-divider and bypass to ground with a 0.1 $\mu$ F and 10 $\mu$ F capacitor.
5	5	11	11	GND	Ground
6	6	13	—	ZERO_EN	Zero-Crossing Enable. Mode configuration pin, internally pulled up to V <sub>CC</sub> with 10k $\Omega$ resistor.
7	7	—	—	COUT	Comparator Output. Open-drain output, connect a 10k $\Omega$ pullup resistor from COUT to V <sub>PULLUP</sub> .
8	8	—	—	EXT	External Reference Input. Leave EXT unconnected in Modes A1, A2. Apply an external voltage in Modes B, C.
9	9	—	—	INT_THRS	Internal Adaptive Threshold. Mode configuration pin.
10	10	14	14	V <sub>CC</sub>	Power Supply
—	—	1	1	INT_THRS1	Internal Adaptive Threshold 1. Mode configuration pin.
—	—	2	2	EXT1	External Reference Input 1. Leave EXT unconnected in Modes A1, A2. Apply an external voltage in Modes B, C.
—	—	3	3	BIAS1	Input Bias 1. Connect to an external resistor-divider and bypass to ground with a 0.1 $\mu$ F and 10 $\mu$ F capacitor.
—	—	4	4	COUT1	Comparator Output 1. Open-drain output, connect a 10k $\Omega$ pullup resistor from COUT1 to V <sub>PULLUP</sub> .
—	—	5	5	COUT2	Comparator Output 2. Open-drain output, connect a 10k $\Omega$ pullup resistor from COUT2 to V <sub>PULLUP</sub> .
—	—	6	6	BIAS2	Input Bias 2. Connect to an external resistor-divider and bypass to ground with a 0.1 $\mu$ F and 10 $\mu$ F capacitor.
—	—	7	7	EXT2	External Reference Input 2. Leave EXT unconnected in Modes A1, A2. Apply an external voltage in Modes B, C.
—	—	8	8	INT_THRS2	Internal Adaptive Threshold 2. Mode configuration pin.
—	—	9	9	IN2+	Noninverting Input 2
—	—	10	10	IN2-	Inverting Input 2
—	—	12	—	DIRN	Rotational Direction Output. Open-drain output, connect a pullup resistor from DIRN to V <sub>PULLUP</sub> .
—	—	—	12	OUT2	Amplifier Output 2
—	—	—	13	OUT1	Amplifier Output 1
—	—	15	15	IN1-	Noninverting Input 1
—	—	16	16	IN1+	Inverting Input 1

Functional Diagrams







Functional Diagrams (continued)



Functional Diagrams (continued)



Functional Diagrams (continued)



**Detailed Description**

The MAX9924–MAX9927 interface with variable reluctance (VR) or magnetic coil sensors. These devices produce accurate pulses aligned with flywheel gear-teeth even when the pickup signal is small and in the presence of large amounts of system noise. They interface with new-generation differential VR sensors as well as legacy single-ended VR sensors.

The MAX9924/MAX9925 integrate a precision op amp, a precision comparator, an adaptive peak threshold block, a zero-crossing detection circuit, and precision matched resistors (MAX9924). The MAX9926 and MAX9927 are dual versions of the MAX9924 and MAX9925, respectively. The MAX9926 also provides a rotational output that is useful for quadrature-connected VR sensors used in certain high-performance engines.

The input op amp in the MAX9925/MAX9927 are typically configured as a differential amplifier by using four external resistors (the MAX9924/MAX9926 integrate precision-matched resistors to give superior CMRR performance). This input differential amplifier rejects input common-mode noise and converts the input differential signal from a VR sensor into a single-ended signal. The internal comparator produces output pulses by comparing the output

of the input differential amplifier with a threshold voltage that is set depending on the mode that the device is in (see the *Mode Selection* section).

**Mode Selection**

The MAX9924/MAX9926 provide four modes of operation: Mode A1, Mode A2, Mode B, and Mode C as determined by voltages applied to inputs ZERO\_EN and INT\_THRS (see Tables 1, 2, and 3). In Modes A1 and A2, the internal adaptive peak threshold and the zero-crossing features are enabled. In Mode A2, an internally generated reference voltage is used to bias the differential amplifier and all internal circuitry instead of an external voltage connected to the BIAS input—this helps reduce external components and design variables leading to a more robust application. In Mode B, the adaptive peak threshold functionality is disabled, but zero-crossing functionality is enabled. In this mode, an external threshold voltage is applied at EXT allowing application-specific adaptive algorithms to be implemented in firmware. In Mode C, both the adaptive peak threshold and zero-crossing features are disabled and the device acts as a high-performance differential amplifier connected to a precision comparator (add external hysteresis to the comparator for glitch-free operation).

**Table 1. MAX9924/MAX9926 Operating Modes**

OPERATING MODE	SETTING		DEVICE FUNCTIONALITY		
	ZERO_EN	INT_THRS	ZERO CROSSING	ADAPTIVE PEAK THRESHOLD	BIAS VOLTAGE SOURCE
A1	V <sub>CC</sub>	V <sub>CC</sub>	Enabled	Enabled	External
A2	GND	GND	Enabled	Enabled	Internal Ref
B	V <sub>CC</sub>	GND	Enabled	Disabled	External
C	GND	V <sub>CC</sub>	Disabled	Disabled	External

**Table 2. MAX9925 Operating Modes**

OPERATING MODE	SETTING		DEVICE FUNCTIONALITY	
	ZERO_EN	INT_THRS	ZERO CROSSING	ADAPTIVE PEAK THRESHOLD
A1	V <sub>CC</sub>	V <sub>CC</sub>	Enabled	Enabled
B	V <sub>CC</sub>	GND	Enabled	Disabled
C	GND	V <sub>CC</sub>	Disabled	Disabled

**Table 3. MAX9927 Operating Modes**

OPERATING MODE	SETTING	DEVICE FUNCTIONALITY	
	INT_THRS	ZERO CROSSING	ADAPTIVE PEAK THRESHOLD
A1	V <sub>CC</sub>	Enabled	Enabled
B	GND	Enabled	Disabled

**Differential Amplifier**

The input operational amplifier is a rail-to-rail input and output precision amplifier with CMOS input bias currents, low offset voltage ( $V_{OS}$ ) and drift. A novel input architecture eliminates crossover distortion at the operational amplifier inputs normally found in rail-to-rail input structures. These features enable reliable small-signal detection for VR sensors.

The MAX9924/MAX9926 include on-chip precision-matched low-ppm resistors configured as a differential amplifier. High-quality matching and layout of these resistors produce extremely high DC and AC CMRR that is important to maintain noise immunity. The matched ppm-drift of the resistors guarantees performance across the entire  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  automotive temperature range.

**Bias Reference**

In Modes A1, B, and C, a well-decoupled external resistor-divider generates a  $V_{CC}/2$  signal for the BIAS input that is used to reference all internal electronics in the device. BIAS should be bypassed with a  $0.1\mu\text{F}$  and  $10\mu\text{F}$  capacitor in parallel with the lower half of the resistor-divider forming a lowpass filter to provide a stable external BIAS reference.

The minimum threshold, adaptive peak threshold, zero-crossing threshold signals are all referenced to this voltage. An input buffer eliminates loading of resistor-dividers due to differential amplifier operation. Connect BIAS to ground when operating in Mode A2. An internal (2.5V typical) reference is used in Mode A2, eliminating external components.

**Adaptive Peak Threshold**

Modes A1 and A2 in the MAX9924–MAX9927 use an internal adaptive peak threshold voltage to trigger the output comparator. This adaptive peak threshold voltage scheme provides robust noise immunity to the input VR signal, preventing false triggers from occurring due to broken tooth or off-centered gear-tooth wheel. See Figure 1.

The sensor signal at the output of the differential gain stage is used to generate a cycle-by-cycle adaptive peak threshold voltage. This threshold voltage is  $1/3$  of the peak of the previous cycle of the input VR signal. As the sensor signal peak voltage rises, the adaptive peak threshold voltage also increases by the same ratio. Conversely, decreasing peak voltage levels of the input VR signal causes the adaptive peak threshold voltage used to trigger the next cycle also to decrease to a new lower level. This threshold voltage then provides an arming level for the zero-crossing circuit of the comparator (see the *Zero Crossing* section).

If the input signal voltage remains lower than the adaptive peak threshold for more than 85ms, an internal watchdog timer drops the threshold level to a default minimum threshold ( $V_{MIN\_THRESH}$ ). This ensures pulse recognition recovers even in the presence of intermittent sensor connection.

The internal adaptive peak threshold can be disabled and directly fed from the EXT input. This mode of operation is called Mode B, and allows implementations of custom threshold algorithms in firmware. This EXT voltage is typically generated by filtering a PWM-modulated output from an onboard microcontroller ( $\mu\text{C}$ ). An external operational amplifier can also be used to construct an active lowpass filter to filter the PWM-modulated EXT signal.




Figure 1. Adaptive Peak Threshold Operation

### Zero Crossing

The zero-crossing signal provides true timing information for engine-control applications. The zero-voltage level in the VR sensor signal corresponds to the center of the gear-tooth and is the most reliable marker for position/angle-sensing applications. Since the output of the differential amplifier is level-shifted to the BIAS voltage, the zero of the input VR signal is simply BIAS. The comparator output state controls the status of the input switch that changes the voltage at its noninverting input from the adaptive/external threshold level to the BIAS level. The difference in these two voltages then effectively acts as hysteresis for the comparator, thus providing noise immunity.

### Comparator

The internal comparator is a fast open-drain output comparator with low input offset voltage and drift. The comparator precision affects the ability of the signal chain to resolve small VR sensor signals. An open-drain output allows the comparator to easily interface to a variety of  $\mu\text{C}$  I/O voltages.

When operating the MAX9924/MAX9925/MAX9926 in Mode C, external hysteresis can be provided by adding external resistors (see Figures 5 and 8). The high and low hysteresis thresholds in Mode C can be calculated using the following equations:

$$V_{\text{TH}} = \left( \frac{R1(V_{\text{PULLUP}} - V_{\text{BIAS}})}{R1 + R2 + R_{\text{PULLUP}}} \right) + V_{\text{BIAS}}$$

and

$$V_{\text{TL}} = \left( \frac{R2}{R1 + R2} \right) \times V_{\text{BIAS}}$$

### Rotational Direction Output (MAX9926 Only)

For quadrature-connected VR sensors, the open-drain output DIRN indicates the rotational direction of inputs IN1 and IN2 based on the output state of COUT1 and COUT2. DIRN goes high when COUT1 is leading COUT2, and low when COUT1 is following COUT2.

## Applications Information

### Bypassing and Layout Considerations

Good power-supply decoupling with high-quality bypass capacitors is always important for precision analog circuits. The use of an internal charge pump for the front-end amplifier makes this more important. Bypass capacitors create a low-impedance path to ground for noise present on the power supply.

The minimum impedance of a capacitor is limited to the effective series resistance (ESR) at the self-resonance frequency, where the effective series inductance (ESL) cancels out the capacitance. The ESL of the capacitor dominates past the self-resonance frequency resulting in a rise in impedance at high frequencies.

Bypass the power supply of the MAX9924–MAX9927 with multiple capacitor values in parallel to ground. The use of multiple values ensures that there will be multiple self-resonance frequencies in the bypass network, lowering the combined impedance over frequency. It is recommended to use low-ESR and low-ESL ceramic surface-mount capacitors in a parallel combination of 10nF, 0.1 $\mu\text{F}$  and 1 $\mu\text{F}$ , with the 10nF placed closest between the  $V_{\text{CC}}$  and GND pins. The connection between these capacitor terminals and the power-supply pins of the part (both  $V_{\text{CC}}$  and GND) should be through wide traces (preferably planes), and without vias in the high-frequency current path.

### Input Filter Considerations

Add a series 10k $\Omega$  resistor to each input of the operational amplifier of the MAX9924/MAX9926 to limit the pin currents in case the internal ESD diodes are turned on. This can happen when the sensor pulse voltage is higher than the  $V_{\text{CC}}$  voltage. The series resistors lower the gain of the input amplifier and should be accounted for when setting the trigger threshold. Add a filter capacitor between the operational amplifier inputs to limit the input signal bandwidth.

Application Circuits




Figure 2. MAX9924/MAX9926 Operating Mode A1




Figure 3. MAX9924/MAX9926 Operating Mode A2

Application Circuits (continued)




Figure 4. MAX9924/MAX9926 Operating Mode B




Figure 5. MAX9924/MAX9926 Operating Mode C



Application Circuits (continued)




Figure 6. MAX9925/MAX9927 Operating Mode A




Figure 7. MAX9925/MAX9927 Operating Mode B

Application Circuits (continued)






Figure 8. MAX9925 Operating Mode C

Typical Operating Circuit



Pin Configurations



Selector Guide

PART	AMPLIFIER	GAIN
MAX9924UAUB	1 x Differential	1V/V
MAX9925AUB	1 x Operational	Externally Set
MAX9926UAEE	2 x Differential	1V/V
MAX9927AEE	2 x Operational	Externally Set

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 μMAX	U10+2	<a href="#">21-0061</a>	<a href="#">90-0330</a>
16 QSOP	E16+1	<a href="#">21-0055</a>	<a href="#">90-0167</a>

**TOP VIEW**  
 Dimensions:  $e$ ,  $4 \times s$ ,  $H$ ,  $\phi 0.50 \pm 0.1$ ,  $0.6 \pm 0.1$ ,  $1$ ,  $10$ , MARKING, PIN 1 MARK.

**BOTTOM VIEW**  
 Dimensions:  $10$ ,  $1$ .

**FRONT VIEW**  
 Dimensions:  $D2$ ,  $A2$ ,  $A$ ,  $A1$ ,  $b$ ,  $0.10\text{mm}$ .

**SIDE VIEW**  
 Dimensions:  $\alpha$ ,  $E2$ ,  $E1$ ,  $L$ ,  $L1$ ,  $c$ , GAGE PLANE.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	–	0.043	–	1.10
A1	0.002	0.006	0.05	0.15
A2	0.030	0.037	0.75	0.95
D1	0.116	0.120	2.95	3.05
D2	0.114	0.118	2.89	3.00
E1	0.116	0.120	2.95	3.05
E2	0.114	0.118	2.89	3.00
H	0.187	0.199	4.75	5.05
L	0.0157	0.0275	0.40	0.70
L1	0.037	REF	0.940	REF
b	0.007	0.0106	0.177	0.270
e	0.0197	BSC	0.500	BSC
c	0.0035	0.0078	0.090	0.200
S	0.0196	REF	0.498	REF
$\alpha$	0°	6°	0°	6°

Pkg Codes: U10–2; U10CN–1

**NOTES:**  
 1. D&E DO NOT INCLUDE MOLD FLASH.  
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006”).  
 3. CONTROLLING DIMENSION: MILLIMETERS.  
 4. COMPLIES TO JEDEC MO–187, LATEST REVISION, VARIATION BA.  
 5. MARKING SHOWN IS FOR PKG. ORIENTATION ONLY.  
 6. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PbFREE (+) PKG. CODES.

–DRAWING NOT TO SCALE–

maxim integrated.

TITLE:  
PACKAGE OUTLINE, 10L μMAX/μSOP

APPROVAL	DOCUMENT CONTROL NO. 21–0061	REV. L 1/1
----------	---------------------------------	---------------

Package Information (continued)

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.053	.069	1.35	1.75
A1	.004	.010	.102	.254
A2	.049	.065	1.245	1.651
B	.008	.012	0.20	0.30
C	.0075	.0098	0.191	0.249
D	SEE VARIATIONS			
E	.150	.157	3.81	3.99
e	.025 BSC		0.635 BSC	
H	.230	.244	5.84	6.20
h	.010	.016	0.25	0.41
L	.016	.035	0.41	0.89
N	SEE VARIATIONS			
α	0°	8°	0°	8°

	INCHES		MILLIMETERS		N	PKG CODES
	MIN.	MAX.	MIN.	MAX.		
D	.189	.196	4.80	4.98	16	E16-1, E16M-1, E16-4, E16-5, E16-8F
S	.0020	.0070	0.05	0.18		
D	.337	.344	8.56	8.74	20	E20-1, E20-2, E20-3
S	.0500	.0550	1.270	1.397		
D	.337	.344	8.56	8.74	24	E24-1, E24-2, E24-3
S	.0250	.0300	0.635	0.762		
D	.386	.393	9.80	9.98	28	E28-1, E28M-1, E28-2
S	.0250	.0300	0.635	0.762		

NOTES:

1. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
3. CONTROLLING DIMENSIONS: INCHES.
4. MEETS JEDEC MO137.
5. MARKING SHOWN IS FOR PKG. ORIENTATION ONLY.
6. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PkFREE (+) PKG. CODES.

—DRAWING NOT TO SCALE—

TITLE: PACKAGE OUTLINE QSDP .150", .025" LEAD PITCH			
APPROVAL	DOCUMENT CONTROL NO. 21-0055	REV. J	1/1

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/08	Initial release	—
1	2/09	Removed future product references for the MAX9926 and MAX9927, updated EC table	1–4
2	3/09	Corrected various errors	2, 3, 4, 6, 13
3	3/11	Updated Figures 6, 7, and 8	17, 18
4	3/12	Added automotive qualifies parts	1
5	6/18	Added <i>Input Filter Considerations</i> section	14

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*