

LOW VOLTAGE DIFFERENTIAL (LVD) SCSI 9-LINE TERMINATOR

FEATURES


- First LVD only Active Terminator
- Meets SCSI SPI-2 Ultra2 (Fast-40), SPI-3 Ultra3 / Ultra160 (Fast-80) and SPI-4 (Fast-160) Ultra320 Standards
- 2.7-V to 5.25-V Operation
- Differential Failsafe Bias

DESCRIPTION

The UCC5640 is an active terminator for low voltage differential (LVD) SCSI networks. This LVD only design allows the user to reach peak bus performance while reducing system cost. The device is designed as an active Y-terminator to improve the frequency response of the LVD bus. Designed with a 1.5-pF channel capacitance, the UCC5640 allows for minimal bus loading for a maximum number of peripherals. With the UCC5640, the designer will be able to comply with the Fast-40 SPI-2, Fast-80 SPI-3 and Fast-160 SPI-4 specifications. The UCC5640 also provides a much needed system migration path for ever improving SCSI system standards. This device is available in the 24-pin TSSOP and 28-pin TSSOP for ease of layout use.

The UCC5640 is not designed for use in single ended (SE) or high voltage differential (HVD) systems.

BLOCK DIAGRAM



UDG-98181




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	PACKAGED DEVICE†	
	TSSOP-24 (PW)	TSSOP-28 (PW)
0°C to 70°C	UCC5640PW24	UCC5640PW28

† The TSSOP packages are available taped and reeled. Add TR suffix to device type (e.g. UCC5640PW24TR) to order quantities of 2,000 devices per reel.

CONNECTION DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
TRMPWR voltage	2.7		5.25	V
Signal line voltage	0		3.6	
Disconnect input voltage	0		TRMPWR	°C

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted†‡

	UCC5640	UNIT
TRMPWR voltage	6	V
Signal line voltage	0 to 3.6	
Package dissipation	1	W
Storage temperature, T _{stg}	-65 to 150	°C
Operating junction temperature, T _J	-55 to 150	
Lead temperature (soldering, 10 sec.)	300	

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal.

‡ Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages. All voltages are referenced to GND.

ELECTRICAL CHARACTERISTICST_A = 0°C to 70°C, TRMPWR = 3.3 V, T_A = T_J, (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
TRMPWR Supply Current Section					
TRMPWR supply current	No load			25	mA
	Disabled terminator			400	μA
TRMPWR voltage		2.7		5.25	V
Regulator Section					
1.25V regulator	DIFSENS connected to DIFFB	1.15	1.25	1.35	V
1.25V regulator source current	DIFSENS connected to DIFFB		-100	-80	mA
1.25V regulator sink current	DIFSENS connected to DIFFB	80	100		
1.3V regulator	DIFFB connected to GND	1.2	1.3	1.4	V
1.3V regulator source current	DIFSENS to GND	-15		-5	mA
1.3V sink current	DIFSENS to 3.3 V	50		200	μA
Differential Termination Section					
Differential impedance	-2.5 mA to 4.5 mA	100	105	110	Ω
Common mode impedance	L+ connected to L-	110	150	165	
Differential bias voltage	No load, L+ or L-	100		125	mV
Common mode bias		1.15	1.25	1.35	V
Output leakage, disconnect	DISCNCT, TRMPWR = 0 V to 5.25 V, V _{LINE} = 0.2 V to 5.25 V		10	400	nA
Output capacitance	Single ended measurement to ground (1)			3	pF
Low Voltage Differential (LVD) Status Bit Section					
I _{SOURCE}	V _{LOAD} = 2.4 V		-6	-4	mA
I _{SINK}	V _{LOAD} = 0.4 V	2	5		
Disconnect & Differential Sense Input Section					
DISCNCT threshold		0.8		2	V
Input current	At 0 V and 3.3 V	-30	-10		μA
Differential sense SE to LVD threshold		0.5		0.7	V
Differential sense LVD to HPD threshold		1.9		2.4	

NOTE: (1) Ensured by design. Not production tested.

TERMINAL FUNCTIONS

TERMINAL(1)		I/O	DESCRIPTION
NAME	NO.		
DIFFB	10		Differential sense filter pin should be connected to a 4.7-μF capacitor and 50-kΩ resistor to diff sense.
DIFSENS	11		The SCSI bus differential sense line to detect what type of devices are connected to the SCSI bus.
DISCNCT	13		Disconnect pin shuts down the terminator when it is not at the end of the bus.
GND	12	I	Ground reference for the device.
Ln-		I	Negative line in differential applications for the SCSI bus.
Ln+		I	Positive line in differential applications for the SCSI bus.
LVD		I	Indicates that the bus is in LVD mode (28-pin package only).
REG	1	I	Regulator bypass; must be connected to a 4.7-μF capacitor to ground.
TRMPWR	24	I	V _{IN} 2.7-V to 5.25-V power supply.

NOTE: (1) 24-pin package.

APPLICATION INFORMATION

All SCSI buses require a termination network at each end to function properly. Specific termination requirements differ, depending on which types of SCSI driver devices are present on the bus. The UCC5640 is a low-voltage differential only device. It senses which types of drivers are present on the bus. If it detects the presence of a single-ended or high-voltage differential driver, the UCC5640 will place itself in a high-impedance input state, effectively disconnecting the chip from the bus.

The UCC5640 senses what drivers are present on the bus by the voltage on SCSI bus control line DIFFSENS, which is monitored by the DIFFB input pin. The DIFSENS output pin on the UCC5640 attempts to drive a DIFFSENS control line to 1.3 V. If only LVD devices are present, the DIFFSENS line will be successfully driven to that voltage. If HVD drivers are present, they will pull the DIFFSENS line high. If any single-ended drivers are present, they pull the DIFSENS line to ground (even if HVD drivers are also present on the bus). If the voltage on the DIFFB is below 0.5 V or above 2.4 V, the UCC5640 enters the high-impedance SE/HVD state. If it is between 0.7 V and 1.9 V, the UCC5640 enters the LVD mode. These thresholds accommodate differences in ground potential that can occur between the ends of long bus lines.

Three UCC5640 devices are required at each end of the SCSI bus to terminate 27 lines (18 data, 9 control). Every UCC5640 contains a DIFSENS driver, but only one should be used to drive the line at each end. The DIFSENS pin on the other devices should be left unconnected.

On power up, the voltage on the TRMPWR pin rising above 2.7 V, the UCC5640 assumes the SE/HVD mode.

The DIFFB inputs on all three chips at each end of the bus should be connected together. Properly filtered, noise on DIFFB will not cause a false mode change. There should be a shared 50-Hz noise filter implemented on DIFFB at each end of the bus as close as possible to the DIFFB pins. This is implemented with a 50-k Ω resistor between the DIFFB and DIFSENS pins, and a 4.7- μ F capacitor from DIFFB to ground. See Figure 1, the typical application diagram on page 6.

In LVD mode, the regulated voltage is switched to 1.25 V and a resistor network is presented to each line pair that provides common-mode impedance of 150 Ω and differential impedance of 105 Ω . The lines in each differential pair are biased so that when not driven, Line(n)+ and Line(n)- are driven 56 mV below and above the common-mode bias voltage of 1.25 V respectively.

In SE/HVD mode, all the terminating resistors are switched off the bus. The 1.25 V and 1.3 V (DIFSENS) regulators are left on.

When the disconnect input (DISCNCT) is active (high), the terminating resistors are switched off the bus and both voltage regulators are turned off to save power. The mode change filter/delay function is still active and the LVD pin in the 28-pin package continues to indicate the correct bus mode.

APPLICATION INFORMATION

The UCC5640 operates down to a TRMPWR voltage of 2.7 V. This accommodates a 3.3-V system with allowance for supply tolerance of +10%, a unidirectional fusing device and cable drop. The UCC3912 or UCC3918 is recommended on a 3.3-V systems and the UCC3916 is recommended on 5-V systems in place of a fuse and diode implementation, as its lower voltage drop provides additional voltage margin for the system.

Layout is important in all SCSI implementations and critical in SPI-3 and SPI-4 systems, which have stringent requirements on both the absolute value of capacitance on differential signal lines and the balancing of capacitance between paired lines and from pair-to-pair.

Feedthroughs, through-hole connections, and etch lengths need to be carefully balanced. Standard multilayer power and ground plane spacing adds about 1 pF to each plane. Each feed-through will add 2.5 pF to 3.5 pF. Enlarging the clearance holes on both power and ground planes reduces capacitance. Opening up the power and ground planes under a through-hole connector reduces added capacitance in those applications. Capacitance is also affected by components in close proximity on both sides of the board.

Table 1. Maximum Capacitance

SCSI CLASS	TRACE TO GND: REQ, ACK, DATA, PARITY, P_CRCA	TRACE TO TRACE: REQ, ACK, DATA, PARITY, P_CRCAALS	TRACE TO GND: OTHER SIGNALS	TRACE TO TRACE: OTHER SIGNALS
Ultra1	25 pF	N/A	25 pF	N/A
Ultra2	20 pF	10 pF	25 pF	13 pF
Ultra3/Ultra160	15 pF	8 pF	25 pF	13 pF
Ultra320	13 pF	6.5 pF	21 pF (est.)	10 pF (est.)


TI terminators are designed with very tightly controlled capacitance on their signal lines. Between the positive and negative lines in a differential pair the difference is typically no more than 0.1 pF, and only 0.3 pF between pairs.

Multilayer boards need to adhere to the 120-Ω impedance standard, including the connector and feedthroughs. Bus traces are normally run on the outer layers of the board with 4-mil etch and 4-mil spacing between the two lines in each differential pair, and a minimum of 8-mil spacing to adjacent pairs to minimize crosstalk. Microstrip technology is too low in impedance and should not be used, they are designed for 50-Ω rather than 120-Ω differential systems.

Decoupling capacitors should be installed as close as possible to the following input pins of the UCC5640:

1. TRMPWR: 4.7-μF capacitor to ground, 0.01-μF capacitor to ground (high frequency, low ESR)
2. REG: 4.7-μF capacitor to ground, 0.01-μF capacitor to ground (high frequency, low ESR)

APPLICATION INFORMATION



* CLOSE S1 AND S2 TO CONNECT TERMINATORS

UDG-98100

Figure 1. Application Diagram

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC5640PW24TR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UCC5640PW -24	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC5640PW24TR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC5640PW24TR	TSSOP	PW	24	2000	356.0	356.0	35.0


PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220208/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated