











TPS566235 SLVSEW1B-APRIL 2019-REVISED APRIL 2019

TPS566235 4.5-V to 18-V Input, 6-A Synchronous Step-Down Converter


Features

- Input voltage range: 4.5 V to 18 V
- Output voltage range: 0.6 V to 7 V
- ±1% reference voltage at room temperature
- Supports 6-A continuous output current
- D-CAP3™ architecture control for fast transient response
- Integrated 25-m Ω and 12-m Ω R_{DS(on)} power FETs
- 108-µA low quiescent current
- Selectable Eco-Mode™, Out-Of-Audio™ and FCCM by MODE pin
- Out-Of-Audio™ light-load operation with switching frequency over 25 kHz
- Supports pre-biased start up function
- 600-kHz switching frequency
- Internal 1-ms soft start
- Supports ceramic output capacitors
- Power good indicator
- Cycle-by-cycle valley over current protection
- Non-latched for OC, OV, UV, OT and UVLO protections
- 3.0-mm × 2.0-mm HotRod™ VQFN package
- Create a Custom Design Using the TPS566235 With the WEBENCH® Power Designer

2 Applications

- DTV and STB
- Switcher and router
- Server and enterprise SSD
- Surveillance and single board computer
- Distributed power systems

Typical Application



3 Description

The TPS566235 is a cost effective, high-voltage input, high efficiency synchronous Buck converter with integrated FETs. It enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution.

The TPS566235 employs the D-CAP3™ mode control that provides a fast transient response and line/load regulation with no compensation components. It also has a proprietary circuit that enables the device to support low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors. The control topology supports seamless transition between CCM mode at heavy load conditions and DCM operation at light load conditions. There are three operation modes can be configured by MODE pin at light load: Eco-Mode™, Out-Of-Audio™ (OOA) and Forced Continuous Conduction Mode (FCCM). The OOA mode is a unique control feature that keeps the switching frequency above audible frequency with minimum reduction in efficiency.

The TPS566235 supports pre-biased start up and power good indicator. It provides complete protection including OVP, UVP, OCP, OTP and UVLO. The device is available in 3.0-mm x 2.0-mm HotRod™ package and the junction temperature is specified from –40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
TPS566235	VQFN (13)	3.00 mm × 2.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Output Current Eco-mode






Table of Contents

1	Features 1	13	Application and Implementation	15
2	Applications 1	.5	13.1 Application Information	
3	Description 1		13.2 Typical Application	
4	Revision History2	14	Power Supply Recommendations	19
5	Pin Configuration and Functions3	15	Layout	20
6	Specifications4		15.1 Layout Guidelines	20
7	Absolute Maximum Ratings 4		15.2 Layout Example	20
8	ESD Ratings 4	16	Device and Documentation Support	<mark>21</mark>
9	Recommended Operating Conditions 4		16.1 Device Support	21
10	Thermal Information		16.2 Receiving Notification of Documentation Upo	
11	Electrical Characteristics		16.3 Community Resources	
• •	11.1 Typical Characteristics		16.4 Trademarks	
12	Detailed Description 10		16.5 Electrostatic Discharge Caution	
	12.1 Overview 10 12.2 Functional Block Diagram 10	17	Mechanical, Packaging, and Orderable Information	22
	12.3 Feature Description		17.1 Package Option Addendum	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2019) to Revision B


Page

Product Folder Links: TPS566235

DITIL DOCUMENTATION FEEDDACK



5 Pin Configuration and Functions



Pin Functions

F	PIN	I/O	DECORIDATION
NAME	NO.	1/0	DESCRIPTION
VIN	1	Р	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.
PGND	2,3,4,6	G	Power GND terminal for the controller circuit and the internal circuitry.
EN	EN 5 I Enable pin of Buck converter. EN pin is a digital input pin, decides turn on/off Buck converte down current to disable converter if leave this pin open.		Enable pin of Buck converter. EN pin is a digital input pin, decides turn on/off Buck converter. Internal pull down current to disable converter if leave this pin open.
MODE	7	I	Eco-Mode™/OOA/FCCM Mode selection pin with external 1% resistor or connecting to VCC.
SW	8	0	Switching node connection to the output inductor and bootstrap capacitor.
BST	9	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW, 0.1 uF is recommended.
VCC	10	Р	Internal LDO output for control and driver. Decouple with a minimum 1 μ F ceramic capacitor as close to VCC as possible.
AGND	11	G	Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.
FB	12	I	Feedback sensing pin for Buck output voltage. Connect this pin to the resistor divider between output voltage and AGND.
PG	13	0	Open drain power good indicator. It is asserted low if output voltage is out of PG threshold, over voltage or if the device is under thermal shutdown, EN shutdown or during soft start.



6 Specifications

7 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			ı	MIN	MAX	UNIT
		VIN	-	-0.3	20	V
		BST – SW	-	-0.3	6	V
	Input voltage	BST	-	-0.3	25	V
		FB, EN, MODE	-	-0.3	6	V
		PGND, AGND	-0.3 0.3	V		
		SW	-	-0.3	20	V
	Output voltage	SW (10-ns transient)	-	-3.0	22	V
		PG	-	-0.3	6	V
TJ	Operating junction temperate	ıre	-	-40	150	°C
T _{stg}	Storage temperature		-	-55	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8 ESD Ratings

			VALUE	UNIT
V	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD) Electros	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

9 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
		VIN		4.5	18	V
		BST – SW		-0.3	5.5	V
	Input voltage	BST		-0.3	23	V
		FB, EN, MODE		-0.3	5.5	V
		PGND, AGND		-0.3	0.3	V
		sw		-0.3	18	V
	Output voltage	SW(10 ns transient)		-3.0	20	V
		PG, VCC		-0.3	5.5	V
I _{OUT}	Output current (1)				6	Α
T_{J}	Operating junction tempe	rature	_	-40	125	°C
T _{stg}	Storage temperature			-40	150	°C

(1) In order to be consistent with the TI reliability requirement of 100k Power-On-Hours at 105°C junction temperature, the output current should not exceed 6A continuously under 100% duty operation as to prevent electromigration failure in the solder. Higher junction temperature or longer power-on hours are achievable at lower than 6A continuous output current.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



10 Thermal Information

		TPS566235	
	THERMAL METRIC ⁽¹⁾	RJN (VQFN)	UNIT
		13 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70	°C/W
$R_{\theta JA_effective}$	Junction-to-ambient thermal resistance with TI EVM	34.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	46.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.4	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

11 Electrical Characteristics

Tj = -40°C to 125°C, V_{IN} = 12 V, typical values are at Tj = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SU	PPLY VOLTAGE	·				
V _{IN}	Input Voltage Range		4.5		18	V
I _{VIN}	VIN Supply Current	V _{EN} = 3.3V,Non Switching		108		μΑ
I _{VINSDN}	VIN Shutdown Current	$V_{EN} = 0V$		3		μΑ
VCC OUTF	TUT					
V	VCC Output Voltage	V _{IN} > 5.0V	4.75	4.83	4.92	V
V _{CC}	VCC Output Voltage	V _{IN} = 4.5, no Load	4.3	4.5		V
I _{VCC}	VCC Current Limit		20			mA
FEEDBAC	K VOLTAGE	,	·	•		
V	V Voltage	T _J = 25°C	594	600	606	mV
V_{FB}	V _{FB} Voltage	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$	591	600	609	mV
UVLO						
		Wake up VIN voltage		4.2	4.4	V
UVLO	VIN Under-Voltage Lockout	Shut down VIN voltage	3.6	3.7		V
		Hysteresis VIN voltage		500		mV
LOGIC TH	RESHOLD					
V _{EN(ON)}	EN Threshold High-level		1.22	1.32	1.42	V
V _{EN(OFF)}	EN Threshold Low-level		1.04	1.12	1.20	V
I _{EN}	EN Pull Down Current	V _{EN} = 0.8V		2		μΑ
I _{MODE}	MODE Sourcing Current			5		μΑ



Electrical Characteristics (continued)

Tj = -40°C to 125°C, $V_{IN} = 12$ V, typical values are at Tj = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MOSFET						
R _{DS(ON)H}	High Side MOSFET Rds(on)			25		mΩ
R _{DS(ON)L}	Low Side MOSFET Rds(on)			12		mΩ
DUTY CYCI	E and FREQUENCY CONTROL	•	•	•		
F _{SW}	Switching Frequency			600		kHz
T _{MIN_ON}	Minimum On-time			50		ns
T _{MIN OFF}	Minimum Off-time				200	ns
OOA Funct	ion		*	•		
T _{OOA}	Mode Operation Period			32		μs
SOFT STAF	RT	,	•	1		
T _{SS}	Soft Start Time			1		ms
POWER GO	OOD		•		·	
T _{PGDLYLH}	PG Low to High Delay	PG from low to high		160		μs
T _{PGDLYHL}	PG High to Low Delay	PG from high to low		32		μs
		V _{FB} falling (fault)		85		%
	DC Threehold	V _{FB} rising (good)		90		%
V _{PGTH}	PG Threshold	V _{FB} rising (fault)		115		%
		V _{FB} falling (good)		110		%
PGSK	PG Sink Current	V _{PG} = 0.5V		52		mA
PGLK	PG Leak Current	V _{PG} = 5.5V			1	μΑ
CURRENT	LIMIT					
OCL	Over Current Threshold	Valley current set point	6.6	7.6	8.6	Α
NOCL	Negative Over Current Threshold			3.4		Α
OUTPUT UI	NDERVOLTAGE AND OVERVOLTAGE	PROTECTION		•		
,	OVE TO THE TOTAL OF THE TOTAL O	V _{FB} rising (fault)		125		%
V _{OVP}	OVP Trip Threshold	V _{FB} falling (good)		120		%
OVPDLY	OVP Prop Deglitch			32		μs
	LIVD Tries Three shorts	V _{FB} falling (fault)		60		%
I_{UVP}	UVP Trip Threshold	V _{FB} rising (good)		65		%
UVPDLY	UVP Prop Deglitch			256		μs
	PROTECTION				i	
T _{OTP}	OTP Trip Threshold ⁽¹⁾			150		°C
T _{OTPHYS}	OTP Hysteresis ⁽¹⁾			20		°C

⁽¹⁾ Not production tested



11.1 Typical Characteristics

 T_J =-40°C to 125°C, V_{IN} =12V(unless otherwise noted)




Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

 T_J =-40°C to 125°C, V_{IN} =12V(unless otherwise noted)








Figure 7. Low-Side R_{DS(on)} vs Junction Temperature








Figure 9. UVP Threshold vs Junction Temperature

Figure 10. Valley Current Limit vs Junction Temperature




Figure 11. Soft-Start Time vs Junction Temperature



Typical Characteristics (continued)

 T_J =-40°C to 125°C, V_{IN} =12V(unless otherwise noted)




Figure 16. Switching Frequency vs Output Load, OOA-mode

I-Load (A)

Figure 17. Switching Frequency vs Output Load, FCCM

I-Load (A)




12 Detailed Description

12.1 Overview

The TPS566235 is high density synchronous Buck converter which operates from 4.5 V to 18 V input voltage (V_{IN}), and the output range is from 0.6 V to 7 V. It has 25-m Ω and 12-m Ω integrated MOSFETs that enable high efficiency up to 6 A. The proprietary D-CAP3TM mode enables low external component count, ease of design, optimization of the power design for cost, size and efficiency. The TPS566235 has ultra-low quiescent current (ULQTM) mode. This feature is beneficial for long battery life in system standby mode. The device employs D-CAP3TM mode control that provides fast transient response with no external compensation components. The control topology supports seamless transition between CCM mode at heavy load conditions and DCM operation at light load conditions. There are three operation modes can be configured by MODE pin at light load: Eco-ModeTM, OOA and FCCM. Eco-ModeTM allows the TPS566235 to maintain high efficiency at light load. OOA mode makes switching frequency above audible frequency (25kHz), even there is no loading at output side. FCCM mode has the constant switching frequency at both light and heavy load. TPS566235 are able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

12.2 Functional Block Diagram



Submit Documentation Feedback

Product Folder Links: TPS566235



12.3 Feature Description

12.3.1 PWM Operation and D-CAP3™ Control

The main control loop of the Buck is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3™ mode control. The D-CAP3™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS566235 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the output voltage, V_{OUT} , and it is inversely proportional to the converter input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3TM control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS566235 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in Equation 1.

$$f_{p} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
(1)

At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS566235. The low-frequency L-C double pole has a 180 degree drop in phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is related to the switching frequency. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (F_{SW}).

12.3.2 Power Good

The Power Good (PG) pin is an open drain output. Once the FB pin voltage is between 90% and 110% of the internal reference voltage (V_{REF} =0.6V), the PG is de-asserted and floats after a 160 μ s de-glitch time. A pull-up resistor of 100 μ s is recommended to pull it up to VCC. The PG pin is pulled low when the FB pin voltage is lower than 85% or greater than 115% threshold or in an event of thermal shutdown or during the soft-start period. PG de-glitch time (from high to low) is 32 μ s.

12.3.3 Soft Start and Pre-Biased Soft Start

The TPS566235 has an internal 1.0 ms soft-start time. Soft start can prevent the overshoot of output voltage during start up. When the EN pin becomes high, internal soft-start function begins ramping up the reference voltage to the PWM comparator.

The TPS566235 can prevent current from being pulled from the output during startup if the output is pre-biased. The device disables the switching of both the high-side and low-side FETs until the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V_{FB}). Then, the controller start the first high side FET gate driver pulses. This scheme prevents the initial sinking of the pre-bias output, and ensure that the output voltage starts and ramps up into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

12.3.4 Over current Protection and Undervoltage Protection

The TPS566235 has the over current protection and undervoltage protection. The output over current limit (OCL) is implemented using a cycle-by-cycle valley detect circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.



Feature Description (continued)

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN} , V_{OUT} , the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over current protection. When the load current is higher than the over current threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, the device will shut off after a wait time of 256 µs and then re-start after the hiccup time (typically 7xTss). When the over current condition is removed, the output will be recovered.

12.3.5 Over Voltage Protection

TPS566235 has the over voltage protection function by monitoring the feedback voltage (V_{FB}). When the feedback voltage becomes higher than 125% of V_{REF} , the OVP comparator output goes high and turns off both high-side and low-side MOSFETs after a wait time of 32 μ s. This protection is a non-latching operation. The device re-starts switching when the feedback voltage falls below 120% of V_{REF} .

12.3.6 UVLO Protection

The undervoltage lockout (UVLO) protection monitors the VCC pin voltage to protect the internal circuitry from low input voltages. When the voltage is lower than UVLO threshold voltage, the under-voltage lockout circuit prevents mis-operation of the device by turning off both high-side and low-side MOSFETs. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 500 mV (typical). This is a non-latch protection.

12.3.7 Thermal Shutdown

The device monitors the internal die temperature. If it exceeds the thermal shutdown threshold value (typically 150°C), the device shuts off. This is a non-latch protection.

12.4 Device Functional Modes

12.4.1 Light Load Operation

TPS566235 has a MODE pin which can setup three different modes of operation for light load running. The light load operation mode includes Eco-Mode™, Out-Of-Audio™ mode and FCCM mode.

12.4.2 MODE Pin Configuration

TPS566235 detect the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in Table 1. TPS566235 internally has a comparator to compare this voltage with reference voltage and decide which mode to choose. The voltage on the MODE pin can be set by connecting to VCC pin or connecting a resistor $R_{\rm M}$ between this pin and AGND. There is a source current of 5 μ A at the mode pin and generate voltage for mode selection to avoid noise and spurious trigger. The $V_{\rm MODE}$ voltage range and recommended resistor value is shown in Table 1. The MODE pin setting can be reset only by VIN power cycling or EN toggle.

Table 1. Mode Pin Settings

V _{MODE}	0-0.3 V	0.3 V-1.2 V	>1.2 V
Recommended Resistor	0 Ω	100 kΩ-150 kΩ	To VCC (recommend) or $R_{\text{M}}\!\!>\!\!400\text{k}\Omega$
Operating Mode	Eco-Mode™	OOA	FCCM

Figure 18 shows the typical start-up sequence of the device once the enable signal crosses the EN turn on threshold (V_{IN} is higher then UVLO threshold). After the voltage on VCC crosses the rising UVLO threshold, it takes about 60 μ s to read the mode setting .The output voltage starts ramping after 10 μ s from the mode reading is done.




Figure 18. Start-Up Sequence

12.4.3 Advanced Eco-Mode™ Control

The advanced Eco-ModeTM control scheme to maintain high efficiency at light loads. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side MOSFET is turned off when a zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it is in continuous conduction mode so that it takes more time to discharge the output to the level of reference voltage with a smaller load current. The light load current where the transition to Eco-ModeTM operation happens ($I_{OUT(LL)}$) can be calculated from Equation 2.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the $I_{OUT(max)}$ (peak current in the application).

12.4.4 Out-Of-Audio™ Mode

Out-Of-AudioTM (OOA) light-load mode is a unique control feature that keeps the switching frequency above audible frequency with minimum reduction in efficiency. It prevents audio noise generation from the output capacitors and inductor. During Out-of-Audio operation, the OOA control circuit monitors the states of both high-side and low-side MOSFETs and forces them switching if both MOSFETs are off for more than 32 μs. When both high-side and low-side MOSFETs are off for more than 32 μs during a light-load condition, the low side FET will discharge until reverse OC happens or output voltage drops to trigger the high-side FET on.

If the MODE pin is selected to operate in OOA mode, when the device works at light load, the minimum switching frequency is above 25 kHz which avoids the audible noise in the system.



12.4.5 Force CCM Mode

Force CCM (FCCM) mode keeps the converter to operate in continuous conduction mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (F_{SW}) is maintained at an almost constant level over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

12.4.6 Standby Operation

The TPS566235 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 3 μ A when in standby condition. EN pin is pulled low internally when it is floating and the device is disabled by default.



13 Application and Implementation

NOTE

Information in the following application sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

13.1 Application Information

The schematic of Figure 19 shows a typical application for TPS566235. This design converts an input voltage range of 4.5 V to 18 V down to 1.05 V with a maximum output current of 6 A.

13.2 Typical Application




Figure 19. Application Schematic

13.2.1 Design Requirements

Table 2. Design Parameters

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT}	Output voltage			1.05		٧
l _{OUT}	Output current		6			Α
ΔV_{OUT}	Transient response	I _{OUT} : 10%-90%, 2.5A/μs	±5% x V _{OUT}			
V _{IN}	Input voltage		4.5	12	18	V
V _{OUT(ripple)}	Output voltage ripple		2% x V _{OUT}			
F _{SW}	Switching frequency			600		kHz
	Light load operation mode			Eco-Mode™		
T _A	Ambient temperature			25		°C

13.2.2 Detailed Design Procedure

13.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS566235 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

Run electrical simulations to see important waveforms and circuit performance



- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

13.2.2.2 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See Table 3 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using Equation 3 and Equation 4. It is important that the inductor is rated to handle these currents.

$$I_{L(ms)} = \sqrt{\left[I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^2\right]}$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2}$$
(3)

During transient/short circuit conditions the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

13.2.2.3 Output Capacitor Selection

After selecting the inductor the output capacitor needs to be optimized. In D-CAP3™, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in Table 3

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$

V AA	R _{LOWER}	R _{UPPER}		L _{OUT} (μH)		Cou	_T (μ F)	C _{FF}	(pF)
V _{OUT} (V)	$(k\Omega)$	$(k\Omega)$	MIN	TYP	MAX	MIN	MAX	MIN	MAX
1	20	13.3	0.68	1	4.7	44	110	-	-
1.05	20	15	0.68	1	4.7	44	110	-	-
1.2	20	20	1	1.2	4.7	44	110	-	-
1.5	20	30	1	1.2	4.7	44	110	-	-
1.8	20	40	1.2	1.5	4.7	44	110	-	-
2.5	20	63.3	1.5	2.2	4.7	44	110	-	-
3.3	20	90	1.5	2.2	4.7	44	110	10	220
5	20	146.6	1.5	2.2	4.7	44	110	10	220

Table 3. Recommended Component Values

13.2.2.4 Input Capacitor Selection

The minimum input capacitance required is given in Equation 5.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(5)


TI recommends using a high quality X5R or X7R input decoupling capacitors of 44 μ F on the input voltage pin. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 6 below:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}$$
(6)



13.2.3 Application Curves


Figure 20 through Figure 35 applies to the circuit of Figure 19. $V_{IN} = 12 \text{ V}$, $T_J = 25 ^{\circ}\text{C}$ (unless otherwise specified)




Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback









14 Power Supply Recommendations

The TPS566235 is intended to be powered by a well regulated dc voltage. The input voltage range is 4.5 V to 18 V. TPS566235 is Buck converter, the input supply voltage must be bigger than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS566235 circuit, some additional input bulk capacitance is recommended. Typical values are 100 μ F to 470 μ F.



15 Layout

15.1 Layout Guidelines

When laying out the printed circuit board, the following guideline should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of Figure 36

- Recommend a four-layer PCB for good thermal performance and with maximum ground plane. 3" x 3", four-layer PCB with 2-oz. copper used as example.
- Place the decoupling capacitors right across VIN as close as possible.
- Place output inductors and capacitors with IC at the same layer, SW routing should be as short as possible to
 minimize EMI, and should be a wide plane to carry big current, enough vias should be added to the PGND
 connection of output capacitor and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, >15 mil width trace is recommended to reduce line parasitic inductance.
- FB could be wide and must be routed away from the switching node, BST node or other high efficiency signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias near GND and near input capacitors to reduce parasitic inductance and improve thermal performance.

15.2 Layout Example




Figure 36. PCB Layout Recommendation Diagram



16 Device and Documentation Support

16.1 Device Support

16.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

16.1.2 Development Support

16.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS566235 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

16.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

16.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

16.4 Trademarks

D-CAP3, Eco-Mode, Out-Of-Audio, HotRod, Advanced Eco-Mode, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

16.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

16.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



17 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

14-Feb-2021

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS566235RJNR	ACTIVE	VQFN-HR	RJN	13	3000	RoHS & Green	Call TI NIPDAU	Level-2-260C-1 YEAR	-40 to 125	566235	Samples
TPS566235RJNT	ACTIVE	VQFN-HR	RJN	13	250	RoHS & Green	Call TI NIPDAU	Level-2-260C-1 YEAR	-40 to 125	566235	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






14-Feb-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Sep-2020


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS566235RJNR	VQFN- HR	RJN	13	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS566235RJNT	VQFN- HR	RJN	13	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1


www.ti.com 14-Sep-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS566235RJNR	VQFN-HR	RJN	13	3000	210.0	185.0	35.0	
TPS566235RJNT	VQFN-HR	RJN	13	250	210.0	185.0	35.0	

PLASTIC SMALL OUTLINE- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




PLASTIC SMALL OUTLINE- NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC SMALL OUTLINE- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated